{"id":"https://openalex.org/W3035943887","doi":"https://doi.org/10.23919/date48585.2020.9116525","title":"Synthesis of Fault-Tolerant Reconfigurable Scan Networks","display_name":"Synthesis of Fault-Tolerant Reconfigurable Scan Networks","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3035943887","doi":"https://doi.org/10.23919/date48585.2020.9116525","mag":"3035943887"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116525","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076108677","display_name":"Sebastian Brandhofer","orcid":"https://orcid.org/0000-0002-6010-5643"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Brandhofer","raw_affiliation_strings":["University of Stuttgart,ITI,Stuttgart,Germany,D-70569"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart,ITI,Stuttgart,Germany,D-70569","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058173647","display_name":"Michael A. Kochte","orcid":"https://orcid.org/0000-0002-1228-3402"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael A. Kochte","raw_affiliation_strings":["University of Stuttgart,ITI,Stuttgart,Germany,D-70569"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart,ITI,Stuttgart,Germany,D-70569","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Joachim Wunderlich","raw_affiliation_strings":["University of Stuttgart,ITI,Stuttgart,Germany,D-70569"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart,ITI,Stuttgart,Germany,D-70569","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2020","issue":null,"first_page":"798","last_page":"803"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7411928176879883},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7377680540084839},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.7011464238166809},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6852955222129822},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6060346961021423},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5586408972740173},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4651177227497101},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3264983296394348},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14411872625350952}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7411928176879883},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7377680540084839},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.7011464238166809},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6852955222129822},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6060346961021423},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5586408972740173},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4651177227497101},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3264983296394348},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14411872625350952},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date48585.2020.9116525","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"mag:3160585018","is_oa":false,"landing_page_url":"https://jglobal.jst.go.jp/en/detail?JGLOBAL_ID=202002227942025415","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1835662651","https://openalex.org/W1917590380","https://openalex.org/W1965393465","https://openalex.org/W1969285517","https://openalex.org/W2004363858","https://openalex.org/W2024148935","https://openalex.org/W2024436253","https://openalex.org/W2040760679","https://openalex.org/W2103299116","https://openalex.org/W2108361034","https://openalex.org/W2123072391","https://openalex.org/W2142308491","https://openalex.org/W2143586611","https://openalex.org/W2156747864","https://openalex.org/W2160713416","https://openalex.org/W2218368839","https://openalex.org/W2409005280","https://openalex.org/W2537567619","https://openalex.org/W2562395208","https://openalex.org/W2608133782","https://openalex.org/W2756731737","https://openalex.org/W2770227948","https://openalex.org/W2787620294","https://openalex.org/W2893208548","https://openalex.org/W2901131954","https://openalex.org/W3114029434","https://openalex.org/W6638713964","https://openalex.org/W6639959537","https://openalex.org/W6656308666","https://openalex.org/W6676328091","https://openalex.org/W6678015086","https://openalex.org/W6683494264","https://openalex.org/W6787399944"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2064720525","https://openalex.org/W2111125783","https://openalex.org/W1862835629","https://openalex.org/W2136799148","https://openalex.org/W2897533804","https://openalex.org/W2890506991","https://openalex.org/W2098626762"],"abstract_inverted_index":{"On-chip":[0],"instrumentation":[1],"is":[2,43,123],"mandatory":[3],"for":[4,45,55,70],"efficient":[5,29],"bring-up,":[6],"test":[7],"and":[8,18,28,49,65,101,118,128],"diagnosis,":[9],"post-silicon":[10],"validation,":[11],"as":[12,14,52,54,86,89],"well":[13,53],"in-field":[15,56],"calibration,":[16],"maintenance,":[17],"fault":[19,116],"tolerance.":[20],"Reconfigurable":[21],"scan":[22,80,106,136],"networks":[23],"(RSNs)":[24],"provide":[25],"a":[26,94,99,111,119],"scalable":[27],"scan-based":[30],"access":[31,41,84],"mechanism":[32,42],"to":[33,85,104,113],"such":[34,76],"instruments.":[35],"The":[36,96],"correct":[37],"operation":[38],"of":[39,93,131],"this":[40],"crucial":[44],"all":[46],"manufacturing,":[47],"bring-up":[48],"debug":[50],"tasks":[51],"operation,":[57],"but":[58],"it":[59],"can":[60,144],"be":[61,145],"affected":[62],"by":[63],"faults":[64],"design":[66],"errors.This":[67],"work":[68,97],"develops":[69],"the":[71,78,135],"first":[72],"time":[73],"fault-tolerant":[74,142],"RSNs":[75,143],"that":[77,122,141],"resulting":[79],"network":[81],"still":[82],"provides":[83],"many":[87],"instruments":[88],"possible":[90],"in":[91,108,134],"presence":[92],"fault.":[95],"contributes":[98],"model":[100],"an":[102],"algorithm":[103,121],"compute":[105],"paths":[107],"faulty":[109],"RSNs,":[110],"metric":[112],"quantify":[114],"its":[115],"tolerance":[117],"synthesis":[120],"based":[124],"on":[125],"graph":[126],"connectivity":[127],"selective":[129],"hardening":[130],"control":[132],"logic":[133],"network.":[137],"Experimental":[138],"results":[139],"demonstrate":[140],"synthesized":[146],"with":[147],"only":[148],"moderate":[149],"hardware":[150],"overhead.":[151]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}