{"id":"https://openalex.org/W3035842346","doi":"https://doi.org/10.23919/date48585.2020.9116522","title":"Fast and Accurate Performance Evaluation for RISC-V using Virtual Prototypes","display_name":"Fast and Accurate Performance Evaluation for RISC-V using Virtual Prototypes","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3035842346","doi":"https://doi.org/10.23919/date48585.2020.9116522","mag":"3035842346"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116522","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012137527","display_name":"Vladimir Herdt","orcid":"https://orcid.org/0000-0002-4481-057X"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Vladimir Herdt","raw_affiliation_strings":["Institute of Computer Science, University of Bremen, Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112634980","display_name":"Daniel Grose","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel Grose","raw_affiliation_strings":["Institute of Computer Science, University of Bremen, Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["Institute of Computer Science, University of Bremen, Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5012137527"],"corresponding_institution_ids":["https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":4.1586,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.94831591,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"618","last_page":"621"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.835178792476654},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.81877601146698},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.70247483253479},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.603114664554596},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5658285617828369},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5254077911376953},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3305625915527344},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20053109526634216}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.835178792476654},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.81877601146698},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.70247483253479},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.603114664554596},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5658285617828369},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5254077911376953},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3305625915527344},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20053109526634216}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116522","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1555791645","https://openalex.org/W1967211187","https://openalex.org/W1967909001","https://openalex.org/W2012868342","https://openalex.org/W2027830835","https://openalex.org/W2079081748","https://openalex.org/W2091866279","https://openalex.org/W2141740031","https://openalex.org/W2147657366","https://openalex.org/W2163596137","https://openalex.org/W2793084657","https://openalex.org/W2899883785","https://openalex.org/W2910003823","https://openalex.org/W2911403207","https://openalex.org/W2945462412","https://openalex.org/W2947649671","https://openalex.org/W3040708363","https://openalex.org/W3141304504","https://openalex.org/W3145364659","https://openalex.org/W4236833104","https://openalex.org/W4244185271","https://openalex.org/W4254390804","https://openalex.org/W6653558297","https://openalex.org/W6680906431","https://openalex.org/W6683940756"],"related_works":["https://openalex.org/W4234221021","https://openalex.org/W2119904701","https://openalex.org/W2365474106","https://openalex.org/W2548514518","https://openalex.org/W2170029576","https://openalex.org/W2159088510","https://openalex.org/W2790192245","https://openalex.org/W1550409889","https://openalex.org/W2512308948","https://openalex.org/W2168352376"],"abstract_inverted_index":{"RISC-V":[0,45,72,85],"is":[1],"gaining":[2],"huge":[3],"popularity":[4],"in":[5],"particular":[6],"for":[7,24,27,44,71],"embedded":[8],"systems.":[9,74],"Recently,":[10],"a":[11,76,80,107],"SystemC-based":[12],"Virtual":[13],"Prototype":[14],"(VP)":[15],"has":[16],"been":[17],"open":[18],"sourced":[19],"to":[20,64,97],"lay":[21],"the":[22,61,84],"foundation":[23],"providing":[25],"support":[26],"system-level":[28],"use":[29],"cases":[30],"such":[31],"as":[32],"design":[33],"space":[34],"exploration,":[35],"analysis":[36],"of":[37],"complex":[38],"HW/SW":[39],"interactions":[40],"and":[41,57,67],"power/timing/performance":[42],"validation":[43],"based":[46,73],"systems.In":[47],"this":[48],"paper,":[49],"we":[50,78],"propose":[51],"an":[52],"efficient":[53],"core":[54,63],"timing":[55,81],"model":[56],"integrate":[58],"it":[59],"into":[60],"VP":[62],"enable":[65],"fast":[66],"accurate":[68,100],"performance":[69,101],"evaluation":[70,102],"As":[75],"case-study":[77],"provide":[79],"configuration":[82],"matching":[83],"HiFive1":[86],"board":[87],"from":[88],"SiFive.":[89],"Our":[90],"experiments":[91],"demonstrate":[92],"that":[93],"our":[94],"approach":[95],"allows":[96],"obtain":[98],"very":[99],"results":[103],"while":[104],"still":[105],"retaining":[106],"high":[108],"simulation":[109],"performance.":[110]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}