{"id":"https://openalex.org/W3036878327","doi":"https://doi.org/10.23919/date48585.2020.9116504","title":"Engineering Change Order for Combinational and Sequential Design Rectification","display_name":"Engineering Change Order for Combinational and Sequential Design Rectification","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036878327","doi":"https://doi.org/10.23919/date48585.2020.9116504","mag":"3036878327"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116504","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078604015","display_name":"Jie-Hong R. Jiang","orcid":"https://orcid.org/0000-0002-2279-4732"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jie-Hong R. Jiang","raw_affiliation_strings":["GIEE, EE Dept., National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"GIEE, EE Dept., National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038911613","display_name":"\u0412. \u0412. \u041a\u0440\u0430\u0432\u0435\u0446","orcid":"https://orcid.org/0000-0002-4475-5427"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Victor N. Kravets","raw_affiliation_strings":["IBM T. J. Watson Research Center, New York, NY"],"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center, New York, NY","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082879651","display_name":"Nian-Ze Lee","orcid":"https://orcid.org/0000-0002-8096-5595"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Nian-Ze Lee","raw_affiliation_strings":["GIEE National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"GIEE National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5078604015"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":2.3425,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.88469721,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"726","last_page":"731"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6513606905937195},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5121950507164001},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5039135813713074},{"id":"https://openalex.org/keywords/order","display_name":"Order (exchange)","score":0.4788908064365387},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.4483540952205658},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4112702012062073},{"id":"https://openalex.org/keywords/risk-analysis","display_name":"Risk analysis (engineering)","score":0.3552122712135315},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25510650873184204},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1803608536720276},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10427972674369812}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6513606905937195},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5121950507164001},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5039135813713074},{"id":"https://openalex.org/C182306322","wikidata":"https://www.wikidata.org/wiki/Q1779371","display_name":"Order (exchange)","level":2,"score":0.4788908064365387},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.4483540952205658},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4112702012062073},{"id":"https://openalex.org/C112930515","wikidata":"https://www.wikidata.org/wiki/Q4389547","display_name":"Risk analysis (engineering)","level":1,"score":0.3552122712135315},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25510650873184204},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1803608536720276},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10427972674369812},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116504","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":74,"referenced_works":["https://openalex.org/W1544505822","https://openalex.org/W1612810659","https://openalex.org/W1969856365","https://openalex.org/W1973302434","https://openalex.org/W1975550397","https://openalex.org/W1979903718","https://openalex.org/W1985685974","https://openalex.org/W1987662327","https://openalex.org/W1990594694","https://openalex.org/W1991788119","https://openalex.org/W2009085265","https://openalex.org/W2042333722","https://openalex.org/W2043330622","https://openalex.org/W2057093230","https://openalex.org/W2057208034","https://openalex.org/W2058698066","https://openalex.org/W2071510022","https://openalex.org/W2073369140","https://openalex.org/W2076489945","https://openalex.org/W2085289300","https://openalex.org/W2094438930","https://openalex.org/W2095698047","https://openalex.org/W2102022086","https://openalex.org/W2108578145","https://openalex.org/W2113152666","https://openalex.org/W2116479833","https://openalex.org/W2123894200","https://openalex.org/W2129361327","https://openalex.org/W2129468521","https://openalex.org/W2131905905","https://openalex.org/W2134351587","https://openalex.org/W2138081896","https://openalex.org/W2160121838","https://openalex.org/W2161198171","https://openalex.org/W2161463615","https://openalex.org/W2161815778","https://openalex.org/W2163027960","https://openalex.org/W2163492807","https://openalex.org/W2167406527","https://openalex.org/W2169566541","https://openalex.org/W2172782508","https://openalex.org/W2178483900","https://openalex.org/W2769486922","https://openalex.org/W2772037197","https://openalex.org/W2809037211","https://openalex.org/W2809313559","https://openalex.org/W2810283991","https://openalex.org/W2942592915","https://openalex.org/W2945027473","https://openalex.org/W2987324244","https://openalex.org/W3036172124","https://openalex.org/W4212966386","https://openalex.org/W4231106965","https://openalex.org/W4232684688","https://openalex.org/W4232772759","https://openalex.org/W4233948513","https://openalex.org/W4234734795","https://openalex.org/W4245301828","https://openalex.org/W4246399691","https://openalex.org/W4249287540","https://openalex.org/W4252141111","https://openalex.org/W4255143173","https://openalex.org/W4378780943","https://openalex.org/W6636505876","https://openalex.org/W6664488526","https://openalex.org/W6665376055","https://openalex.org/W6677107914","https://openalex.org/W6683707382","https://openalex.org/W6683815411","https://openalex.org/W6684598125","https://openalex.org/W6752168724","https://openalex.org/W6752938862","https://openalex.org/W6753089217","https://openalex.org/W6770145798"],"related_works":["https://openalex.org/W2181385951","https://openalex.org/W1727049600","https://openalex.org/W1481897060","https://openalex.org/W2183812348","https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W4245336546","https://openalex.org/W2908947570","https://openalex.org/W2133012978","https://openalex.org/W2126983197"],"abstract_inverted_index":{"Engineering":[0],"change":[1],"order":[2],"(ECO)":[3],"becomes":[4],"a":[5],"crucial":[6],"element":[7],"in":[8,19],"VLSI":[9],"design":[10,21],"flow":[11],"to":[12,37,67],"rectify":[13],"function":[14],"or":[15],"fix":[16],"non-functional":[17],"requirements":[18],"late":[20],"stages.":[22],"Even":[23],"though":[24],"commercial":[25],"ECO":[26,30,69],"solutions":[27],"are":[28],"available,":[29],"remains":[31],"much":[32],"room":[33],"for":[34],"improvement":[35],"due":[36],"its":[38],"high":[39],"computational":[40],"complexity":[41],"and":[42,51,60,64,73],"stringent":[43],"physical":[44],"restrictions.":[45],"It":[46],"is":[47],"under":[48],"active":[49],"research":[50],"development.":[52],"In":[53],"this":[54],"tutorial,":[55],"we":[56],"survey":[57],"recent":[58],"developments":[59],"list":[61],"some":[62],"challenges":[63],"future":[65],"directions":[66],"make":[68],"tools":[70],"more":[71],"powerful":[72],"practical.":[74]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}