{"id":"https://openalex.org/W3036043995","doi":"https://doi.org/10.23919/date48585.2020.9116487","title":"Energy-aware Placement for SRAM-NVM Hybrid FPGAs","display_name":"Energy-aware Placement for SRAM-NVM Hybrid FPGAs","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036043995","doi":"https://doi.org/10.23919/date48585.2020.9116487","mag":"3036043995"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116487","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058191948","display_name":"Seongsik Park","orcid":"https://orcid.org/0000-0003-4281-4080"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Seongsik Park","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100654372","display_name":"Jongwan Kim","orcid":"https://orcid.org/0000-0002-9649-3182"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongwan Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086877012","display_name":"Sungroh Yoon","orcid":"https://orcid.org/0000-0002-2367-197X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungroh Yoon","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058191948"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.052346,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"858","last_page":"863"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8988844156265259},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8339897990226746},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6547002792358398},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.595942497253418},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.5806542038917542},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.48997417092323303},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44575265049934387},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4401158094406128},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26274192333221436},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1944955289363861},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16438224911689758},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15142881870269775}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8988844156265259},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8339897990226746},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6547002792358398},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.595942497253418},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.5806542038917542},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.48997417092323303},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44575265049934387},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4401158094406128},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26274192333221436},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1944955289363861},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16438224911689758},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15142881870269775},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116487","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1993521122","https://openalex.org/W2005477361","https://openalex.org/W2010202670","https://openalex.org/W2042525997","https://openalex.org/W2066247576","https://openalex.org/W2077066011","https://openalex.org/W2086709250","https://openalex.org/W2094806828","https://openalex.org/W2105011467","https://openalex.org/W2120544688","https://openalex.org/W2138383740","https://openalex.org/W2139911369","https://openalex.org/W2154689013","https://openalex.org/W2162969296","https://openalex.org/W2163410696","https://openalex.org/W2433248078","https://openalex.org/W2524948020","https://openalex.org/W2625680561","https://openalex.org/W2764342083","https://openalex.org/W2792526629","https://openalex.org/W2937485308","https://openalex.org/W2946462006","https://openalex.org/W3145704529","https://openalex.org/W4206262605","https://openalex.org/W4240163901","https://openalex.org/W4245104754","https://openalex.org/W6652940909","https://openalex.org/W6669907159","https://openalex.org/W6672371513","https://openalex.org/W6678220080","https://openalex.org/W6680455527","https://openalex.org/W6727516786"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2069545207","https://openalex.org/W2092579166","https://openalex.org/W2969723039","https://openalex.org/W1977947048","https://openalex.org/W2159103767","https://openalex.org/W2783549708"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"have":[4,44,54,60],"been":[5,55],"widely":[6],"used":[7],"in":[8],"many":[9],"applications":[10],"due":[11],"to":[12,76,137,152],"their":[13,46],"reconfigurability.":[14],"Notably,":[15],"the":[16,21,25,61,86,124,139,156],"short":[17],"development":[18],"time":[19],"makes":[20],"FPGAs":[22,43,53,59],"one":[23],"of":[24,63,89,131,143],"promising":[26],"reconfigurable":[27],"architectures":[28],"for":[29,100,122],"emerging":[30],"applications,":[31],"such":[32],"as":[33],"deep":[34],"learning.":[35],"As":[36,128],"CMOS":[37],"technology":[38],"advances,":[39],"however,":[40],"conventional":[41],"SRAM-based":[42,153],"reached":[45],"limitations.":[47],"To":[48],"overcome":[49],"these":[50],"obstacles,":[51],"NVM-based":[52,58,113],"introduced.":[56],"Although":[57],"features":[62],"high":[64],"area":[65],"density,":[66],"low":[67],"static":[68],"power":[69],"consumption,":[70],"and":[71,112,149,158],"non-volatility,":[72],"they":[73],"are":[74],"struggling":[75],"reduce":[77,138],"energy":[78,141],"consumption.":[79],"Their":[80],"challenge":[81],"is":[82,92],"mainly":[83],"caused":[84],"by":[85,147],"access":[87],"speed":[88],"NVM,":[90],"which":[91],"relatively":[93],"slower":[94],"than":[95],"SRAM.":[96],"In":[97,115],"this":[98,102],"paper,":[99],"compensating":[101],"limitation,":[103],"we":[104,117,134],"suggest":[105],"SRAM-NVM":[106,125,144],"hybrid":[107,126,145],"FPGA":[108,146,154],"architecture":[109],"with":[110],"SRAM-":[111],"CLBs.":[114],"addition,":[116],"propose":[118],"an":[119],"energy-aware":[120],"placement":[121],"utilizing":[123],"FPGAs.":[127],"a":[129],"result":[130],"our":[132],"experiments,":[133],"were":[135],"able":[136],"average":[140],"consumption":[142],"22.23%":[148],"21.94%":[150],"compared":[151],"on":[155],"MCNC":[157],"VTR":[159],"benchmarks,":[160],"respectively.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
