{"id":"https://openalex.org/W3036963896","doi":"https://doi.org/10.23919/date48585.2020.9116477","title":"A Framework for Adding Low-Overhead, Fine-Grained Power Domains to CGRAs","display_name":"A Framework for Adding Low-Overhead, Fine-Grained Power Domains to CGRAs","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036963896","doi":"https://doi.org/10.23919/date48585.2020.9116477","mag":"3036963896"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116477","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041901606","display_name":"Ankita Nayak","orcid":"https://orcid.org/0000-0001-7821-0460"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankita Nayak","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101659460","display_name":"Keyi Zhang","orcid":"https://orcid.org/0000-0002-8902-2518"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keyi Zhang","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043933414","display_name":"Raj Setaluri","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raj Setaluri","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079269238","display_name":"Alex Carsello","orcid":"https://orcid.org/0000-0003-2549-9525"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Carsello","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059144582","display_name":"Makai Mann","orcid":"https://orcid.org/0000-0002-1555-5784"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Makai Mann","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059607447","display_name":"Stephen Richardson","orcid":"https://orcid.org/0000-0003-4359-3638"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen Richardson","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039815924","display_name":"Rick Bahr","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rick Bahr","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018111215","display_name":"Pat Hanrahan","orcid":"https://orcid.org/0000-0002-3474-9752"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pat Hanrahan","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090469068","display_name":"Mark Horowitz","orcid":"https://orcid.org/0000-0003-3245-7542"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Horowitz","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029554261","display_name":"Priyanka Raina","orcid":"https://orcid.org/0000-0002-8834-8663"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Priyanka Raina","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8883,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.8558952,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"846","last_page":"851"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7555394172668457},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5823317170143127},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5728002786636353},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.564550518989563},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5276464223861694},{"id":"https://openalex.org/keywords/power-domains","display_name":"Power domains","score":0.508351743221283},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.49403244256973267},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.4814838171005249},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.47299322485923767},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4567576050758362},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44656872749328613},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.41024187207221985},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34249186515808105},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3420599102973938},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.32862454652786255},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11708658933639526},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10370835661888123},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09881266951560974},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09322750568389893},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.09312555193901062}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7555394172668457},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5823317170143127},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5728002786636353},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.564550518989563},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5276464223861694},{"id":"https://openalex.org/C16021271","wikidata":"https://www.wikidata.org/wiki/Q17152552","display_name":"Power domains","level":3,"score":0.508351743221283},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.49403244256973267},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.4814838171005249},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.47299322485923767},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4567576050758362},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44656872749328613},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.41024187207221985},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34249186515808105},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3420599102973938},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.32862454652786255},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11708658933639526},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10370835661888123},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09881266951560974},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09322750568389893},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.09312555193901062},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116477","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1532536728","https://openalex.org/W2029663117","https://openalex.org/W2041557219","https://openalex.org/W2082343025","https://openalex.org/W2512675568","https://openalex.org/W2787838238","https://openalex.org/W2909040172"],"related_works":["https://openalex.org/W2068766852","https://openalex.org/W1516738056","https://openalex.org/W2153079158","https://openalex.org/W2099185950","https://openalex.org/W1502554142","https://openalex.org/W4233815414","https://openalex.org/W1784146144","https://openalex.org/W2161462353","https://openalex.org/W4245302940","https://openalex.org/W2350444712"],"abstract_inverted_index":{"To":[0],"effectively":[1],"minimize":[2],"static":[3],"power":[4,11,44,74,108,158,204,210,216],"for":[5,13,76,218],"a":[6,14,24,51,170,212,219],"wide":[7],"range":[8,220],"of":[9,54,70,190,221],"applications,":[10],"domains":[12,41,45,75,159],"coarse-grained":[15],"reconfigurable":[16],"array":[17],"(CGRA)":[18],"need":[19],"to":[20,33,82,106,139,156,198],"be":[21],"finer-grained":[22],"than":[23,84],"typical":[25],"ASIC.":[26],"However,":[27,94],"the":[28,55,67,77,88,91,102,119,126,149,188,191],"special":[29],"isolation":[30,92],"logic":[31],"needed":[32,120],"ensure":[34],"electrical":[35],"protection":[36,72],"between":[37,73],"off":[38,150],"and":[39,47,86,123,145,169,179,182,205,224],"on":[40,187],"makes":[42],"fine-grained":[43],"area-":[46],"timing-inefficient.":[48],"We":[49,112,152],"propose":[50],"novel":[52],"design":[53,97,121],"CGRA":[56,78,171,195,213],"routing":[57],"fabric":[58],"that":[59,116],"intrinsically":[60],"provides":[61],"boundary":[62,71,110],"protection.":[63,111],"This":[64],"technique":[65],"reduces":[66],"area":[68],"overhead":[69],"from":[79,90],"around":[80],"9%":[81],"less":[83],"1%":[85],"removes":[87],"delay":[89],"cells.":[93],"with":[95,128,163,172],"this":[96],"choice,":[98],"we":[99,142],"cannot":[100],"leverage":[101],"conventional":[103],"UPF-based":[104],"flow":[105],"introduce":[107,118],"domain":[109],"create":[113],"compiler-like":[114],"passes":[115,127,135],"iteratively":[117],"transformations,":[122],"formally":[124],"verify":[125],"satisfiability":[129],"modulo":[130],"theories":[131],"(SMT)":[132],"methods.":[133],"These":[134],"also":[136],"allow":[137],"us":[138],"optimize":[140],"how":[141],"handle":[143],"test":[144],"debug":[146],"signals":[147],"through":[148],"tiles.":[151],"use":[153],"our":[154,194],"framework":[155],"insert":[157],"into":[160],"an":[161,164,199],"SoC":[162],"ARM":[165],"Cortex":[166],"M3":[167],"processor":[168],"32":[173],"\u00d7":[174],"16":[175],"processing":[176,223],"element":[177],"(PE)":[178],"memory":[180],"tiles":[181],"4MB":[183],"secondary":[184],"memory.":[185],"Depending":[186],"size":[189],"applications":[192],"mapped,":[193],"achieves":[196],"up":[197],"83%":[200],"reduction":[201,207],"in":[202,208],"leakage":[203],"26%":[206],"total":[209],"versus":[211],"without":[214],"multiple":[215],"domains,":[217],"image":[222],"machine":[225],"learning":[226],"applications.":[227]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}