{"id":"https://openalex.org/W3036939780","doi":"https://doi.org/10.23919/date48585.2020.9116466","title":"Enhancing Multithreaded Performance of Asymmetric Multicores with SIMD Offloading","display_name":"Enhancing Multithreaded Performance of Asymmetric Multicores with SIMD Offloading","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036939780","doi":"https://doi.org/10.23919/date48585.2020.9116466","mag":"3036939780"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116466","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116466","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019732035","display_name":"Jeckson Dellagostin Souza","orcid":"https://orcid.org/0000-0003-4242-893X"},"institutions":[{"id":"https://openalex.org/I126460647","display_name":"Universidade Federal do Rio Grande","ror":"https://ror.org/05hpfkn88","country_code":"BR","type":"education","lineage":["https://openalex.org/I126460647"]},{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Jeckson Dellagostin Souza","raw_affiliation_strings":["Universidade Federal Do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal Do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I126460647"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027288437","display_name":"Madhavan Manivannan","orcid":"https://orcid.org/0000-0002-9783-8357"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Madhavan Manivannan","raw_affiliation_strings":["Chalmers University of Technology, Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074518408","display_name":"Miquel Peric\u00e0s","orcid":"https://orcid.org/0000-0002-7583-6609"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Miquel Pericas","raw_affiliation_strings":["Chalmers University of Technology, Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078952423","display_name":"Antonio Carlos Schneider Beck","orcid":"https://orcid.org/0000-0002-4492-1747"},"institutions":[{"id":"https://openalex.org/I126460647","display_name":"Universidade Federal do Rio Grande","ror":"https://ror.org/05hpfkn88","country_code":"BR","type":"education","lineage":["https://openalex.org/I126460647"]},{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Antonio Carlos Schneider Beck","raw_affiliation_strings":["Universidade Federal Do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal Do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I126460647"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5019732035"],"corresponding_institution_ids":["https://openalex.org/I126460647","https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.231,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46326945,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"967","last_page":"970"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8931463360786438},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.8162881135940552},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7606334686279297},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7567296028137207},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.675692081451416},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6136286854743958},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5996220707893372},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5996003150939941},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5356300473213196},{"id":"https://openalex.org/keywords/single-core","display_name":"Single-core","score":0.508904218673706},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4604760706424713},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4375251829624176},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.4236133396625519},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35198599100112915},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.266277551651001}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8931463360786438},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.8162881135940552},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7606334686279297},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7567296028137207},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.675692081451416},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6136286854743958},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5996220707893372},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5996003150939941},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5356300473213196},{"id":"https://openalex.org/C2780365336","wikidata":"https://www.wikidata.org/wiki/Q25047934","display_name":"Single-core","level":2,"score":0.508904218673706},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4604760706424713},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4375251829624176},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.4236133396625519},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35198599100112915},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.266277551651001}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.23919/date48585.2020.9116466","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116466","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:research.chalmers.se:517896","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/517896","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:research.chalmers.se:522489","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/93eb3c46-379d-48c4-ac62-d102cedbf554","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1563597203","https://openalex.org/W1974850644","https://openalex.org/W2061693665","https://openalex.org/W2112085716","https://openalex.org/W2147657366","https://openalex.org/W2170382128","https://openalex.org/W2615327419","https://openalex.org/W2896006352","https://openalex.org/W4250692521"],"related_works":["https://openalex.org/W2138520521","https://openalex.org/W4248655967","https://openalex.org/W3149034384","https://openalex.org/W2097410296","https://openalex.org/W2497398711","https://openalex.org/W2133675875","https://openalex.org/W2057234250","https://openalex.org/W2465756754","https://openalex.org/W2094754158","https://openalex.org/W1547865754"],"abstract_inverted_index":{"Asymmetric":[0],"multicore":[1,170],"architectures":[2,39],"with":[3,172],"single-ISA":[4,168],"can":[5,148],"accelerate":[6],"multithreaded":[7],"applications":[8],"by":[9],"running":[10,54,120],"code":[11],"that":[12,49],"does":[13],"not":[14,81],"execute":[15],"concurrently":[16],"(i.e.,":[17],"the":[18,26,40,55,84,95,101,111,122,135,139,143,157,173],"serial":[19,56],"region)":[20],"on":[21,29,121,155],"a":[22,30,74,166,177],"big":[23,41,85,123],"core":[24,42,124],"and":[25,65,91,103,147],"parallel":[27,180],"region":[28],"larger":[31],"number":[32,96],"of":[33,97,138,179],"smaller":[34],"cores.":[35],"Nevertheless,":[36],"in":[37,76,83,100],"such":[38,58],"still":[43],"implements":[44],"resource-expensive":[45],"application-specific":[46],"instruction":[47,115],"extensions":[48,79,116,144],"are":[50,80,117,145],"rarely":[51],"used":[52],"while":[53,119],"region,":[57],"as":[59],"Single":[60],"Instruction":[61],"Multiple":[62],"Data":[63],"(SIMD)":[64],"Floating-Point":[66],"(FP)":[67],"operations.":[68],"In":[69],"this":[70],"work,":[71],"we":[72,125],"propose":[73],"design":[75],"which":[77],"these":[78,132],"implemented":[82,146],"core,":[86],"thereby":[87],"freeing":[88],"up":[89],"area":[90],"resources":[92],"to":[93,129,134,165],"increase":[94],"small":[98,140],"cores":[99],"system,":[102],"potentially":[104],"enhance":[105],"thread-level":[106],"parallelism":[107],"(TLP).":[108],"To":[109],"address":[110],"case":[112],"when":[113,163],"missing":[114],"required":[118],"devise":[126],"an":[127],"approach":[128],"automatically":[130],"offload":[131],"operations":[133],"execution":[136],"units":[137],"cores,":[141],"where":[142],"be":[149],"executed.":[150],"Our":[151],"evaluation":[152],"shows":[153],"that,":[154],"average,":[156],"proposed":[158],"architecture":[159],"provides":[160],"1.76x":[161],"speedup":[162],"compared":[164],"traditional":[167],"asymmetric":[169],"processor":[171],"same":[174],"area,":[175],"for":[176],"variety":[178],"applications.":[181]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}