{"id":"https://openalex.org/W3036957065","doi":"https://doi.org/10.23919/date48585.2020.9116421","title":"On Pre-Assignment Route Prototyping for Irregular Bumps on BGA Packages","display_name":"On Pre-Assignment Route Prototyping for Irregular Bumps on BGA Packages","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036957065","doi":"https://doi.org/10.23919/date48585.2020.9116421","mag":"3036957065"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116421","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061592727","display_name":"Jyun-Ru Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jyun-Ru Jiang","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066038907","display_name":"Yun-Chih Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yun-Chih Kuo","raw_affiliation_strings":["MediaTek Inc., Taiwan"],"affiliations":[{"raw_affiliation_string":"MediaTek Inc., Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002187975","display_name":"Simon Yi-Hung Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Simon Yi-Hung Chen","raw_affiliation_strings":["MediaTek Inc., Taiwan"],"affiliations":[{"raw_affiliation_string":"MediaTek Inc., Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5061592727"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.50040216,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1311","last_page":"1314"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12176","display_name":"Optimization and Packing Problems","score":0.9508000016212463,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.8165813684463501},{"id":"https://openalex.org/keywords/ball-grid-array","display_name":"Ball grid array","score":0.7281025052070618},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.669792890548706},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5974340438842773},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5645796060562134},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4644581973552704},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42190465331077576},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.36026155948638916},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3028097152709961},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.10373079776763916},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.08653917908668518}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.8165813684463501},{"id":"https://openalex.org/C94709252","wikidata":"https://www.wikidata.org/wiki/Q570628","display_name":"Ball grid array","level":3,"score":0.7281025052070618},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.669792890548706},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5974340438842773},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5645796060562134},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4644581973552704},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42190465331077576},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.36026155948638916},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3028097152709961},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.10373079776763916},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.08653917908668518},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C50296614","wikidata":"https://www.wikidata.org/wiki/Q211387","display_name":"Soldering","level":2,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116421","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1985647466","https://openalex.org/W2008232174","https://openalex.org/W2099835233","https://openalex.org/W2120532032","https://openalex.org/W2142011120","https://openalex.org/W2144523804","https://openalex.org/W2144672268","https://openalex.org/W2536308627","https://openalex.org/W2772456518","https://openalex.org/W2790191073","https://openalex.org/W3143200642","https://openalex.org/W4233175800","https://openalex.org/W4241825758","https://openalex.org/W6646913578","https://openalex.org/W6652538311","https://openalex.org/W6675100213"],"related_works":["https://openalex.org/W1969091636","https://openalex.org/W4388820510","https://openalex.org/W4239988924","https://openalex.org/W2774125915","https://openalex.org/W2155675690","https://openalex.org/W1964677779","https://openalex.org/W2398519252","https://openalex.org/W2129468521","https://openalex.org/W2110346573","https://openalex.org/W2391887037"],"abstract_inverted_index":{"In":[0],"modern":[1],"package":[2],"design,":[3],"the":[4,11,58,65,69,76,97],"bumps":[5,67],"often":[6],"place":[7],"irregularly":[8],"due":[9],"to":[10,41,63],"macros":[12],"varied":[13],"in":[14],"sizes":[15],"and":[16,68,79,100],"positions.":[17],"This":[18,30],"will":[19],"make":[20],"pre-assignment":[21],"routing":[22,35,54,60,98],"more":[23],"difficult,":[24],"even":[25],"with":[26,55,109,114],"massive":[27],"design":[28],"efforts.":[29],"work":[31],"presents":[32],"a":[33],"2-stage":[34],"method":[36],"which":[37],"can":[38,95],"be":[39],"applied":[40,73],"an":[42],"arbitrary":[43],"bump":[44],"placement":[45],"on":[46,88,106],"2-layer":[47],"BGA":[48],"packages.":[49],"Our":[50],"approach":[51],"combines":[52],"escape":[53,59],"via":[56,70],"assignment:":[57],"is":[61,72],"used":[62],"handle":[64],"irregular":[66],"assignment":[71],"for":[74],"improving":[75],"wire":[77,107],"congestion":[78,108],"total":[80],"wirelength":[81,111],"of":[82],"global":[83],"routing.":[84],"Experimental":[85],"results":[86],"based":[87],"industrial":[89],"cases":[90],"show":[91],"that":[92],"our":[93],"methodology":[94],"solve":[96],"efficiently,":[99],"we":[101],"have":[102],"achieved":[103],"82%":[104],"improvement":[105],"5%":[110],"increase":[112],"compared":[113],"conventional":[115],"regular":[116],"treatments.":[117]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}