{"id":"https://openalex.org/W3036540556","doi":"https://doi.org/10.23919/date48585.2020.9116417","title":"Current-Mode Carry-Free Multiplier Design using a Memristor-Transistor Crossbar Architecture","display_name":"Current-Mode Carry-Free Multiplier Design using a Memristor-Transistor Crossbar Architecture","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036540556","doi":"https://doi.org/10.23919/date48585.2020.9116417","mag":"3036540556"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116417","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116417","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101773931","display_name":"Shengqi Yu","orcid":"https://orcid.org/0000-0001-8059-5793"},"institutions":[{"id":"https://openalex.org/I4210153877","display_name":"Microsystems (United Kingdom)","ror":"https://ror.org/04pvywd96","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210153877"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Shengqi Yu","raw_affiliation_strings":["Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087371461","display_name":"Ahmed Soltan","orcid":"https://orcid.org/0000-0002-5153-3056"},"institutions":[{"id":"https://openalex.org/I57629906","display_name":"Nile University","ror":"https://ror.org/03cg7cp61","country_code":"EG","type":"education","lineage":["https://openalex.org/I57629906"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed Soltan","raw_affiliation_strings":["NISC Group, Nile university, Giza, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NISC Group, Nile university, Giza, Egypt","institution_ids":["https://openalex.org/I57629906"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077777787","display_name":"Rishad Shafik","orcid":"https://orcid.org/0000-0001-5444-537X"},"institutions":[{"id":"https://openalex.org/I4210153877","display_name":"Microsystems (United Kingdom)","ror":"https://ror.org/04pvywd96","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210153877"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Rishad Shafik","raw_affiliation_strings":["Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046259966","display_name":"Thanasin Bunnam","orcid":"https://orcid.org/0000-0002-5014-6441"},"institutions":[{"id":"https://openalex.org/I4210153877","display_name":"Microsystems (United Kingdom)","ror":"https://ror.org/04pvywd96","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210153877"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Thanasin Bunnam","raw_affiliation_strings":["Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058743869","display_name":"Fei Xia","orcid":"https://orcid.org/0000-0002-3426-8406"},"institutions":[{"id":"https://openalex.org/I4210153877","display_name":"Microsystems (United Kingdom)","ror":"https://ror.org/04pvywd96","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210153877"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Fei Xia","raw_affiliation_strings":["Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064870693","display_name":"Domenico Balsamo","orcid":"https://orcid.org/0000-0002-1175-1999"},"institutions":[{"id":"https://openalex.org/I4210153877","display_name":"Microsystems (United Kingdom)","ror":"https://ror.org/04pvywd96","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210153877"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Domenico Balsamo","raw_affiliation_strings":["Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I4210153877","display_name":"Microsystems (United Kingdom)","ror":"https://ror.org/04pvywd96","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210153877"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alex Yakovlev","raw_affiliation_strings":["Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0406,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.76431177,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"638","last_page":"641"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7591636776924133},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7045320868492126},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6032589077949524},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.5417765378952026},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5399316549301147},{"id":"https://openalex.org/keywords/lagrange-multiplier","display_name":"Lagrange multiplier","score":0.47641003131866455},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4677481949329376},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44969990849494934},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44351357221603394},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.41605639457702637},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.35290205478668213},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33872324228286743},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23143064975738525},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23019245266914368},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2265661656856537},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.20998480916023254},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17614811658859253},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1157066822052002},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.08800807595252991}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7591636776924133},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7045320868492126},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6032589077949524},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.5417765378952026},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5399316549301147},{"id":"https://openalex.org/C73684929","wikidata":"https://www.wikidata.org/wiki/Q598870","display_name":"Lagrange multiplier","level":2,"score":0.47641003131866455},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4677481949329376},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44969990849494934},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44351357221603394},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.41605639457702637},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.35290205478668213},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33872324228286743},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23143064975738525},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23019245266914368},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2265661656856537},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.20998480916023254},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17614811658859253},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1157066822052002},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.08800807595252991},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116417","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116417","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[{"id":"https://openalex.org/G278903727","display_name":null,"funder_award_id":"EP/K012908/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G2977659522","display_name":null,"funder_award_id":"EP/J005177/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G732396245","display_name":null,"funder_award_id":"EP/N023641/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1538184337","https://openalex.org/W1578783943","https://openalex.org/W1988726414","https://openalex.org/W2081729575","https://openalex.org/W2104733895","https://openalex.org/W2106484393","https://openalex.org/W2126024912","https://openalex.org/W2141776905","https://openalex.org/W2399787388","https://openalex.org/W2559460803","https://openalex.org/W2583906370","https://openalex.org/W2599999212","https://openalex.org/W2775771159","https://openalex.org/W2795849550","https://openalex.org/W2808697572","https://openalex.org/W3036540556","https://openalex.org/W6675884577"],"related_works":["https://openalex.org/W2072220574","https://openalex.org/W4285082868","https://openalex.org/W2162004439","https://openalex.org/W2558076308","https://openalex.org/W4317402486","https://openalex.org/W2120552212","https://openalex.org/W2081051399","https://openalex.org/W2033037612","https://openalex.org/W2031620145","https://openalex.org/W3022503594"],"abstract_inverted_index":{"Multipliers":[0],"are":[1,109],"a":[2,30,36,44,69,81,112,141,164],"major":[3],"energy":[4,24,162],"and":[5,25,149],"delay":[6],"contributor":[7],"in":[8,89,136,161],"modern":[9],"compute-intensive":[10],"applications":[11],"due":[12],"to":[13,87,111,119,145],"their":[14],"complex":[15],"logic":[16],"architecture.":[17],"As":[18],"such,":[19],"designing":[20],"multipliers":[21],"with":[22,100,169],"reduced":[23],"faster":[26],"speed":[27],"has":[28],"remained":[29],"thoroughgoing":[31],"challenge.":[32],"This":[33,125],"paper":[34],"presents":[35],"novel,":[37],"carry-free":[38],"multiplier,":[39],"which":[40,93],"is":[41,83,94],"suitable":[42],"for":[43,114,129],"new-generation":[45],"of":[46,53,56,71,143],"energy-constrained":[47],"applications.":[48],"The":[49,105],"multiplier":[50,122,157],"circuit":[51],"consists":[52],"an":[54],"array":[55,91],"memristor-transistor":[57],"cells":[58],"that":[59,155],"can":[60],"be":[61],"selected":[62,84],"(i.e.,":[63],"turned":[64],"ON":[65],"or":[66],"OFF)":[67],"using":[68],"combination":[70],"DC":[72],"bias":[73],"voltages":[74],"based":[75],"on":[76],"the":[77,90,117,121,127,147],"operand":[78],"values.":[79],"When":[80],"cell":[82],"it":[85],"contributes":[86],"current":[88,98,107],"path,":[92],"then":[95],"amplified":[96],"by":[97],"mirrors":[99],"variable":[101],"transistor":[102],"gate":[103],"sizes.":[104],"different":[106],"paths":[108],"connected":[110],"node":[113],"analogously":[115],"accumulating":[116],"currents":[118],"produce":[120],"output":[123],"directly.":[124],"removes":[126],"need":[128],"latency-sensitive":[130],"carry":[131],"propagation":[132],"stages,":[133],"typically":[134],"seen":[135],"traditional":[137],"multipliers.":[138],"We":[139],"conduct":[140],"number":[142],"experiments":[144,153],"validate":[146],"functional":[148],"parametric":[150],"properties.":[151],"Our":[152],"showed":[154],"proposed":[156,171],"achieves":[158],"51.44%":[159],"savings":[160],"at":[163],"similar":[165],"accuracy":[166],"when":[167],"compared":[168],"recently":[170],"approaches.":[172]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}