{"id":"https://openalex.org/W3036913033","doi":"https://doi.org/10.23919/date48585.2020.9116400","title":"WCET-aware Code Generation and Communication Optimization for Parallelizing Compilers","display_name":"WCET-aware Code Generation and Communication Optimization for Parallelizing Compilers","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036913033","doi":"https://doi.org/10.23919/date48585.2020.9116400","mag":"3036913033"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116400","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116400","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059636018","display_name":"Simon Reder","orcid":"https://orcid.org/0000-0003-4282-7244"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Simon Reder","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jurgen Becker","raw_affiliation_strings":["Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059636018"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":0.231,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46297909,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"210","last_page":"215"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9239709377288818},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7805116176605225},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6506391763687134},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5987656712532043},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5427168011665344},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5167747735977173},{"id":"https://openalex.org/keywords/factor","display_name":"Factor (programming language)","score":0.5122286677360535},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4856235086917877},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4427962601184845},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3450561463832855},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1880277693271637}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9239709377288818},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7805116176605225},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6506391763687134},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5987656712532043},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5427168011665344},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5167747735977173},{"id":"https://openalex.org/C2781039887","wikidata":"https://www.wikidata.org/wiki/Q1391724","display_name":"Factor (programming language)","level":2,"score":0.5122286677360535},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4856235086917877},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4427962601184845},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3450561463832855},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1880277693271637},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116400","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116400","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1578042273","https://openalex.org/W1981529620","https://openalex.org/W1989831720","https://openalex.org/W2051361033","https://openalex.org/W2060345611","https://openalex.org/W2095926699","https://openalex.org/W2746070985","https://openalex.org/W2758796948","https://openalex.org/W2790507270","https://openalex.org/W2795905999","https://openalex.org/W2960647341","https://openalex.org/W2982063818","https://openalex.org/W3089380014","https://openalex.org/W4231462625","https://openalex.org/W4236631071","https://openalex.org/W6783446788"],"related_works":["https://openalex.org/W2002505081","https://openalex.org/W2083681681","https://openalex.org/W2577630842","https://openalex.org/W1172579163","https://openalex.org/W1488300410","https://openalex.org/W2138790427","https://openalex.org/W3146558274","https://openalex.org/W4246454774","https://openalex.org/W2162051035","https://openalex.org/W1597127505"],"abstract_inverted_index":{"High":[0],"performance":[1],"demands":[2],"of":[3,29,36,77,103],"present":[4],"and":[5,24,91,97,106,134],"future":[6],"embedded":[7],"applications":[8],"increase":[9],"the":[10,25,34,94,117,120,135],"need":[11],"for":[12,72,137],"multi-core":[13,22,37],"processors":[14,38],"in":[15,20,39,93],"hard":[16],"real-time":[17,79],"systems.":[18],"Challenges":[19],"static":[21,59],"WCET-analysis":[23],"more":[26],"complex":[27,99],"design":[28],"parallel":[30],"software,":[31],"however,":[32],"oppose":[33],"adoption":[35],"that":[40],"area.":[41],"Automated":[42],"parallelization":[43,118],"is":[44],"a":[45,62,69,78,86],"promising":[46],"approach":[47,84],"to":[48,57,88,124,142],"solve":[49],"these":[50,143],"issues,":[51],"but":[52],"specialized":[53],"solutions":[54],"are":[55],"required":[56],"preserve":[58],"analyzability.":[60],"With":[61],"WCET-aware":[63],"parallelizing":[64,81],"transformation,":[65],"this":[66],"work":[67],"presents":[68],"novel":[70],"solution":[71],"an":[73,111],"important":[74],"building":[75],"block":[76],"capable":[80],"compiler.":[82],"The":[83,130],"includes":[85],"technique":[87,133],"optimize":[89],"communication":[90],"synchronization":[92],"parallelized":[95],"program":[96],"supports":[98],"memory":[100,108],"hierarchies":[101],"consisting":[102],"both":[104],"shared":[105,138],"core-private":[107],"segments.":[109],"In":[110],"experiment":[112],"with":[113],"four":[114],"different":[115],"applications,":[116],"improved":[119],"WCET":[121],"by":[122],"up":[123],"factor":[125],"3.2":[126],"on":[127],"4":[128],"cores.":[129],"studied":[131],"optimization":[132],"support":[136],"memories":[139],"significantly":[140],"contribute":[141],"results.":[144]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}