{"id":"https://openalex.org/W3036340003","doi":"https://doi.org/10.23919/date48585.2020.9116396","title":"BackFlow: Backward Edge Control Flow Enforcement for Low End ARM Microcontrollers","display_name":"BackFlow: Backward Edge Control Flow Enforcement for Low End ARM Microcontrollers","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036340003","doi":"https://doi.org/10.23919/date48585.2020.9116396","mag":"3036340003"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116396","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020572873","display_name":"Cyril Bresch","orcid":"https://orcid.org/0000-0003-3027-0151"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Cyril Bresch","raw_affiliation_strings":["Grenoble INP LCIS, Univ. Grenoble Alpes, Valence, France","LCIS - Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes (50, rue Barth\u00e9l\u00e9my de Laffemas \r\nBP54 \r\n26902 VALENCE \r\nCedex 09 France - France)"],"affiliations":[{"raw_affiliation_string":"Grenoble INP LCIS, Univ. Grenoble Alpes, Valence, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"raw_affiliation_string":"LCIS - Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes (50, rue Barth\u00e9l\u00e9my de Laffemas \r\nBP54 \r\n26902 VALENCE \r\nCedex 09 France - France)","institution_ids":["https://openalex.org/I4210145979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015269679","display_name":"Roman Lysecky","orcid":"https://orcid.org/0000-0002-5000-0848"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]},{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Roman Lysecky","raw_affiliation_strings":["Dept of Electrical and Computer Engineering, University of Arizona, USA","CSE - Department of Computer Science & Engineering [Riverside] (University of California, Riverside 900 University Ave. Riverside, CA 92521 - United States)"],"affiliations":[{"raw_affiliation_string":"Dept of Electrical and Computer Engineering, University of Arizona, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"CSE - Department of Computer Science & Engineering [Riverside] (University of California, Riverside 900 University Ave. Riverside, CA 92521 - United States)","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060495895","display_name":"David H\u00e9ly","orcid":"https://orcid.org/0000-0003-3249-7667"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"David Hely","raw_affiliation_strings":["Grenoble INP LCIS, Univ. Grenoble Alpes, Valence, France","CTSYS - Conception et Test de SYSt\u00e8mes embarqu\u00e9s (France)","LCIS - Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes (50, rue Barth\u00e9l\u00e9my de Laffemas \r\nBP54 \r\n26902 VALENCE \r\nCedex 09 France - France)"],"affiliations":[{"raw_affiliation_string":"Grenoble INP LCIS, Univ. Grenoble Alpes, Valence, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"raw_affiliation_string":"CTSYS - Conception et Test de SYSt\u00e8mes embarqu\u00e9s (France)","institution_ids":[]},{"raw_affiliation_string":"LCIS - Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes (50, rue Barth\u00e9l\u00e9my de Laffemas \r\nBP54 \r\n26902 VALENCE \r\nCedex 09 France - France)","institution_ids":["https://openalex.org/I4210145979"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020572873"],"corresponding_institution_ids":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":0.2651,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62222104,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1606","last_page":"1609"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/backflow","display_name":"Backflow","score":0.8436400890350342},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7311155796051025},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6965879201889038},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.610964298248291},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.5615787506103516},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.556596577167511},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.4378371238708496},{"id":"https://openalex.org/keywords/setpoint","display_name":"Setpoint","score":0.4299898147583008},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33394092321395874},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3239567279815674},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16178929805755615},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1289021074771881}],"concepts":[{"id":"https://openalex.org/C120168410","wikidata":"https://www.wikidata.org/wiki/Q4839622","display_name":"Backflow","level":3,"score":0.8436400890350342},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7311155796051025},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6965879201889038},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.610964298248291},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.5615787506103516},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.556596577167511},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.4378371238708496},{"id":"https://openalex.org/C12302492","wikidata":"https://www.wikidata.org/wiki/Q1752097","display_name":"Setpoint","level":2,"score":0.4299898147583008},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33394092321395874},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3239567279815674},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16178929805755615},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1289021074771881},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C201289731","wikidata":"https://www.wikidata.org/wiki/Q1172599","display_name":"Inlet","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date48585.2020.9116396","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-02883750v1","is_oa":false,"landing_page_url":"https://hal.science/hal-02883750","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), Mar 2020, Grenoble, France. pp.1606-1609, ⟨10.23919/DATE48585.2020.9116396⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W126603867","https://openalex.org/W1816718056","https://openalex.org/W1963947298","https://openalex.org/W1996931407","https://openalex.org/W2159059513","https://openalex.org/W2397986719","https://openalex.org/W2752493903","https://openalex.org/W2901854230","https://openalex.org/W6605051096","https://openalex.org/W6638487575","https://openalex.org/W6712915683","https://openalex.org/W6756516839"],"related_works":["https://openalex.org/W2013037783","https://openalex.org/W2909413202","https://openalex.org/W4385243142","https://openalex.org/W1999008563","https://openalex.org/W2561644314","https://openalex.org/W2794118724","https://openalex.org/W1495927848","https://openalex.org/W2743174448","https://openalex.org/W2912135124","https://openalex.org/W1987209053"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"BackFlow,":[3],"a":[4,47,54],"compiler-based":[5],"toolchain":[6],"that":[7,75],"enforces":[8],"indirect":[9],"backward":[10],"edge":[11],"control":[12,38,77],"flow":[13,39,78],"integrity":[14,40,79],"for":[15],"low-end":[16],"ARM":[17,30],"Cortex-M":[18],"microprocessors.":[19],"BackFlow":[20],"is":[21,63],"implemented":[22],"within":[23],"the":[24,29,43,61,76],"Clang/LLVM":[25],"compiler":[26,44],"and":[27,33],"supports":[28],"instruction":[31],"set":[32,51],"its":[34],"subset":[35],"Thumb.":[36],"The":[37,58,71],"generated":[41],"by":[42],"relies":[45],"on":[46],"bitmap,":[48],"where":[49],"each":[50],"bit":[52],"indicates":[53],"valid":[55],"pointer":[56],"destination.":[57],"efficiency":[59],"of":[60],"framework":[62],"benchmarked":[64],"using":[65],"an":[66,82],"STM32":[67],"NUCLEO":[68],"F446RE":[69],"microcontroller.":[70],"obtained":[72],"results":[73],"show":[74],"solution":[80],"incurs":[81],"execution":[83],"time":[84],"overhead":[85],"ranging":[86],"from":[87],"1.5":[88],"to":[89],"4.5%.":[90]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}