{"id":"https://openalex.org/W3036699948","doi":"https://doi.org/10.23919/date48585.2020.9116358","title":"On the Design of High Performance HW Accelerator through High-level Synthesis Scheduling Approximations","display_name":"On the Design of High Performance HW Accelerator through High-level Synthesis Scheduling Approximations","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036699948","doi":"https://doi.org/10.23919/date48585.2020.9116358","mag":"3036699948"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116358","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101819650","display_name":"Siyuan Xu","orcid":"https://orcid.org/0000-0001-6239-6774"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Siyuan Xu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064356970","display_name":"Benjamin Carri\u00f3n Sch\u00e4fer","orcid":"https://orcid.org/0000-0002-4755-6503"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benjamin Carrion Schafer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101819650"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":0.231,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.46239837,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1378","last_page":"1383"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7369424700737},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7353662848472595},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6561681032180786},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5177983045578003},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4649713337421417},{"id":"https://openalex.org/keywords/fair-share-scheduling","display_name":"Fair-share scheduling","score":0.4150979518890381},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.33839988708496094},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3308258056640625},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3240053951740265},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3034902513027191},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2619388699531555},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12805819511413574}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7369424700737},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7353662848472595},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6561681032180786},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5177983045578003},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4649713337421417},{"id":"https://openalex.org/C31689143","wikidata":"https://www.wikidata.org/wiki/Q733809","display_name":"Fair-share scheduling","level":3,"score":0.4150979518890381},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.33839988708496094},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3308258056640625},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3240053951740265},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3034902513027191},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2619388699531555},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12805819511413574},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116358","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1552208051","https://openalex.org/W1986192284","https://openalex.org/W1998824039","https://openalex.org/W2005487033","https://openalex.org/W2013959289","https://openalex.org/W2034270503","https://openalex.org/W2101234009","https://openalex.org/W2104578404","https://openalex.org/W2109884165","https://openalex.org/W2114703523","https://openalex.org/W2114837206","https://openalex.org/W2121662690","https://openalex.org/W2140145164","https://openalex.org/W2142883190","https://openalex.org/W2244005500","https://openalex.org/W2244803248","https://openalex.org/W2265166184","https://openalex.org/W2554131156","https://openalex.org/W2588565458","https://openalex.org/W2746351350","https://openalex.org/W2889669826","https://openalex.org/W2904319807","https://openalex.org/W2998387181","https://openalex.org/W3141620748","https://openalex.org/W4230979891","https://openalex.org/W4238977659","https://openalex.org/W4244112173","https://openalex.org/W6646472992","https://openalex.org/W6675354045","https://openalex.org/W6677490153","https://openalex.org/W6680702329","https://openalex.org/W6729794112"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2612099726","https://openalex.org/W2160632767","https://openalex.org/W1924077319","https://openalex.org/W2619340758","https://openalex.org/W2071495327"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1,59],"(HLS)":[2],"takes":[3],"as":[4],"input":[5],"a":[6,115,120,190],"behavioral":[7,31],"description":[8,32],"(e.g.":[9],"C/C++)":[10],"and":[11,21,61,73,86,119,168],"generates":[12],"efficient":[13],"hardware":[14],"through":[15],"three":[16],"main":[17],"steps:":[18],"allocation,":[19],"scheduling,":[20],"binding.":[22],"The":[23,46],"scheduling":[24,34,93,110,135],"step,":[25],"times":[26],"the":[27,30,38,57,78,89,98,100,103,131,141,150,173,181,185],"operations":[28],"in":[29,82],"by":[33,76,87,177,187],"different":[35,92,123,134,145,159],"portions":[36,48,80],"of":[37,68,102,122,144],"code":[39,47],"at":[40,180],"unique":[41],"clock":[42,52,84],"steps":[43,136],"(control":[44],"steps).":[45],"assigned":[49],"to":[50,70,95,128,171],"each":[51,83,108],"step":[53,85,94,111,147],"mainly":[54],"depend":[55],"on":[56,140,175],"target":[58,62],"frequency":[60],"technology.":[63],"This":[64],"work":[65],"makes":[66],"use":[67],"this":[69],"generate":[71],"smaller":[72],"faster":[74],"circuits":[75],"approximating":[77],"program":[79],"scheduled":[81],"exploiting":[88],"slack":[90,143],"between":[91],"further":[96,129],"increase":[97,172],"performance/reduce":[99],"latency":[101],"resultant":[104,132],"circuit.":[105],"In":[106,126],"particular,":[107],"individual":[109],"is":[112,169],"approximated":[113],"given":[114,151,191],"maximum":[116,192],"error":[117],"boundary":[118],"library":[121],"approximation":[124],"techniques.":[125],"order":[127],"optimize":[130],"circuit,":[133],"are":[137],"merged":[138],"based":[139],"timing":[142,152],"control":[146],"without":[148],"violating":[149],"constraint":[153],"(target":[154],"frequency).":[155],"Experimental":[156],"results":[157],"from":[158],"domain-specific":[160],"applications":[161],"show":[162],"that":[163],"our":[164],"method":[165],"works":[166],"well":[167],"able":[170],"throughput":[174],"average":[176],"82%":[178],"while":[179],"same":[182],"time":[183],"reducing":[184],"area":[186],"21%":[188],"for":[189],"allowable":[193],"error.":[194]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}