{"id":"https://openalex.org/W3035971281","doi":"https://doi.org/10.23919/date48585.2020.9116331","title":"A Timing Uncertainty-Aware Clock Tree Topology Generation Algorithm for Single Flux Quantum Circuits","display_name":"A Timing Uncertainty-Aware Clock Tree Topology Generation Algorithm for Single Flux Quantum Circuits","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3035971281","doi":"https://doi.org/10.23919/date48585.2020.9116331","mag":"3035971281"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116331","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022160851","display_name":"Soheil Nazar Shahsavani","orcid":"https://orcid.org/0000-0001-5159-9103"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Soheil Nazar Shahsavani","raw_affiliation_strings":["University of Southern California,Department of Electrical and Computer Engineering,Los Angeles,CA,USA","Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of Southern California,Department of Electrical and Computer Engineering,Los Angeles,CA,USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100335386","display_name":"Bo Zhang","orcid":"https://orcid.org/0000-0003-3215-8745"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bo Zhang","raw_affiliation_strings":["University of Southern California,Department of Electrical and Computer Engineering,Los Angeles,CA,USA","Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of Southern California,Department of Electrical and Computer Engineering,Los Angeles,CA,USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Massoud Pedram","raw_affiliation_strings":["University of Southern California,Department of Electrical and Computer Engineering,Los Angeles,CA,USA","Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of Southern California,Department of Electrical and Computer Engineering,Los Angeles,CA,USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022160851"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.411,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.60574402,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"278","last_page":"281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7013162970542908},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6774867177009583},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5340292453765869},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5303099155426025},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5057404041290283},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5019571781158447},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4947499632835388},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4742545187473297},{"id":"https://openalex.org/keywords/binary-tree","display_name":"Binary tree","score":0.4279301166534424},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.426974356174469},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3568854331970215},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.323574423789978},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3018178343772888},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11877483129501343},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.08975347876548767}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7013162970542908},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6774867177009583},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5340292453765869},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5303099155426025},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5057404041290283},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5019571781158447},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4947499632835388},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4742545187473297},{"id":"https://openalex.org/C197855036","wikidata":"https://www.wikidata.org/wiki/Q380172","display_name":"Binary tree","level":2,"score":0.4279301166534424},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.426974356174469},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3568854331970215},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.323574423789978},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3018178343772888},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11877483129501343},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08975347876548767},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116331","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1944814515","https://openalex.org/W1976809588","https://openalex.org/W1982881873","https://openalex.org/W2023981464","https://openalex.org/W2070992435","https://openalex.org/W2112173236","https://openalex.org/W2128237591","https://openalex.org/W2136768070","https://openalex.org/W2140367260","https://openalex.org/W2242458479","https://openalex.org/W2593284287","https://openalex.org/W2799333356","https://openalex.org/W2975669389","https://openalex.org/W6680394710"],"related_works":["https://openalex.org/W2891365107","https://openalex.org/W4380363361","https://openalex.org/W2090237663","https://openalex.org/W3201048403","https://openalex.org/W2116514610","https://openalex.org/W2003180247","https://openalex.org/W1514283284","https://openalex.org/W2115980617","https://openalex.org/W2523953375","https://openalex.org/W2074584731"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,47,54,97],"low-cost,":[4],"timing":[5,33,66],"uncertainty-aware":[6],"synchronous":[7],"clock":[8,43,51],"tree":[9,44,52],"topology":[10,101],"generation":[11,102],"algorithm":[12],"for":[13,69],"single":[14],"flux":[15],"quantum":[16],"(SFQ)":[17],"logic":[18],"circuits.":[19],"The":[20,64],"proposed":[21,76],"method":[22,77],"considers":[23],"the":[24,27,38,42,75,79,83],"criticality":[25],"of":[26,32,41],"data":[28],"paths":[29],"in":[30],"terms":[31],"slacks":[34],"as":[35,37],"well":[36],"total":[39,80,84],"wirelength":[40,81],"and":[45,57,82,90],"generates":[46],"(height-)":[48],"balanced":[49,100],"binary":[50],"using":[53],"bottom-up":[55],"approach":[56],"an":[58],"integer":[59],"linear":[60],"programming":[61],"(ILP)":[62],"formulation.":[63],"statistical":[65],"analysis":[67],"results":[68],"ten":[70],"benchmark":[71],"circuits":[72],"show":[73],"that":[74],"improves":[78],"negative":[85],"hold":[86],"slack":[87],"by":[88],"4.2%":[89],"64.6%,":[91],"respectively,":[92],"on":[93],"average,":[94],"compared":[95],"with":[96],"wirelength-driven":[98],"state-of-the-art":[99],"approach.":[103]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}