{"id":"https://openalex.org/W3036715599","doi":"https://doi.org/10.23919/date48585.2020.9116317","title":"ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning","display_name":"ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036715599","doi":"https://doi.org/10.23919/date48585.2020.9116317","mag":"3036715599"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116317","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116317","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2004.03640","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Davide Giri","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Davide Giri","raw_affiliation_strings":["Department of Computer Science, Columbia University, New York"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Columbia University, New York","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Kuan-Lin Chiu","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kuan-Lin Chiu","raw_affiliation_strings":["Department of Computer Science, Columbia University, New York"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Columbia University, New York","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Giuseppe Di Guglielmo","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Giuseppe Di Guglielmo","raw_affiliation_strings":["Department of Computer Science, Columbia University, New York"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Columbia University, New York","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Paolo Mantovani","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paolo Mantovani","raw_affiliation_strings":["Department of Computer Science, Columbia University, New York"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Columbia University, New York","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"last","author":{"id":null,"display_name":"Luca P. Carloni","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luca P. Carloni","raw_affiliation_strings":["Department of Computer Science, Columbia University, New York"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Columbia University, New York","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":2.5928,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.90157897,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1049","last_page":"1054"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6013000011444092},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5702999830245972},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5109999775886536},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5009999871253967},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.49399998784065247},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4765999913215637},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4618000090122223},{"id":"https://openalex.org/keywords/booting","display_name":"Booting","score":0.42250001430511475}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7570000290870667},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6334999799728394},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6013000011444092},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5702999830245972},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5109999775886536},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5009999871253967},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.49399998784065247},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4765999913215637},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4717000126838684},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4618000090122223},{"id":"https://openalex.org/C504728807","wikidata":"https://www.wikidata.org/wiki/Q180256","display_name":"Booting","level":2,"score":0.42250001430511475},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.3781999945640564},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3395000100135803},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3382999897003174},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.3368000090122223},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.3199999928474426},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.30660000443458557},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.289900004863739},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.2890999913215637},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.28519999980926514},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2630000114440918},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.26100000739097595},{"id":"https://openalex.org/C154488198","wikidata":"https://www.wikidata.org/wiki/Q1335007","display_name":"Embedded software","level":3,"score":0.2538999915122986},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2515999972820282}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date48585.2020.9116317","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116317","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2004.03640","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2004.03640","pdf_url":"https://arxiv.org/pdf/2004.03640","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2004.03640","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2004.03640","pdf_url":"https://arxiv.org/pdf/2004.03640","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2136119421","https://openalex.org/W2296236528","https://openalex.org/W2343695530","https://openalex.org/W2396572963","https://openalex.org/W2405218842","https://openalex.org/W2520083297","https://openalex.org/W2530616559","https://openalex.org/W2604319603","https://openalex.org/W2622825427","https://openalex.org/W2623461819","https://openalex.org/W2798084934","https://openalex.org/W2900224194","https://openalex.org/W2903601652","https://openalex.org/W2919115771","https://openalex.org/W2962755172","https://openalex.org/W2962856739","https://openalex.org/W4234924654","https://openalex.org/W6684191040","https://openalex.org/W6745845736","https://openalex.org/W6756040250"],"related_works":[],"abstract_inverted_index":{"We":[0,29,123],"present":[1],"ESP4ML,":[2],"an":[3,76],"open-source":[4,36],"system-level":[5],"design":[6,45],"flow":[7],"to":[8,102],"build":[9],"and":[10,25,39,72,104,138],"program":[11],"SoC":[12,49,134],"architectures":[13],"for":[14],"embedded":[15,77],"applications":[16,141],"that":[17,111,142],"require":[18],"the":[19,48,91,96,106,115,121,129,147],"hardware":[20],"acceleration":[21],"of":[22,51,60,83,93,109,132],"machine":[23],"learning":[24],"signal":[26],"processing":[27],"algorithms.":[28],"realized":[30],"ESP4ML":[31],"by":[32,54,114],"combining":[33],"two":[34],"established":[35],"projects":[37],"(ESP":[38],"HLS4ML)":[40],"into":[41],"a":[42,58,100],"new,":[43],"fully-automated":[44],"flow.":[46],"For":[47,69],"integration":[50],"accelerators":[52,110],"generated":[53],"HLS4ML,":[55],"we":[56,74,89],"designed":[57],"set":[59],"new":[61],"parameterized":[62],"interface":[63],"circuits":[64],"synthesizable":[65],"with":[66,128],"high-level":[67],"synthesis.":[68],"accelerator":[70],"configuration":[71],"management,":[73],"developed":[75],"software":[78],"runtime":[79],"system":[80],"on":[81,99,120],"top":[82],"Linux.":[84],"With":[85],"this":[86],"HW/SW":[87],"layer,":[88],"addressed":[90],"challenge":[92],"dynamically":[94],"shaping":[95],"data":[97],"traffic":[98],"network-on-chip":[101],"activate":[103],"support":[105],"reconfigurable":[107],"pipelines":[108],"are":[112],"needed":[113],"application":[116],"workloads":[117],"currently":[118],"running":[119],"SoC.":[122],"demonstrate":[124],"our":[125],"vertically-integrated":[126],"contributions":[127],"FPGA-based":[130],"implementations":[131],"complete":[133],"instances":[135],"booting":[136],"Linux":[137],"executing":[139],"computer-vision":[140],"process":[143],"images":[144],"taken":[145],"from":[146],"Google":[148],"Street":[149],"View":[150],"database.":[151]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2020-06-25T00:00:00"}