{"id":"https://openalex.org/W3035834618","doi":"https://doi.org/10.23919/date48585.2020.9116304","title":"CMOS Implementation of Switching Lattices","display_name":"CMOS Implementation of Switching Lattices","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3035834618","doi":"https://doi.org/10.23919/date48585.2020.9116304","mag":"3035834618"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116304","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116304","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102839051","display_name":"Ismail Cevik","orcid":"https://orcid.org/0000-0003-4970-9902"},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Ismail Cevik","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Turkey","institution_ids":["https://openalex.org/I48912391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089933848","display_name":"Levent Aksoy","orcid":"https://orcid.org/0000-0001-6129-9657"},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Levent Aksoy","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Turkey","institution_ids":["https://openalex.org/I48912391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010145600","display_name":"Mustafa Altun","orcid":"https://orcid.org/0000-0002-3103-1809"},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Mustafa Altun","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Turkey","institution_ids":["https://openalex.org/I48912391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102839051"],"corresponding_institution_ids":["https://openalex.org/I48912391"],"apc_list":null,"apc_paid":null,"fwci":0.3108,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.56325605,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"274","last_page":"277"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7213200926780701},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6644023060798645},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5746099352836609},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5497293472290039},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5307134389877319},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46063315868377686},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.459816038608551},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4521884024143219},{"id":"https://openalex.org/keywords/lattice","display_name":"Lattice (music)","score":0.44759801030158997},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43953683972358704},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.38344335556030273},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.37558165192604065},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2480587661266327},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20775261521339417},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20672428607940674},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.16373252868652344}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7213200926780701},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6644023060798645},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5746099352836609},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5497293472290039},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5307134389877319},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46063315868377686},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.459816038608551},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4521884024143219},{"id":"https://openalex.org/C2781204021","wikidata":"https://www.wikidata.org/wiki/Q6497091","display_name":"Lattice (music)","level":2,"score":0.44759801030158997},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43953683972358704},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.38344335556030273},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.37558165192604065},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2480587661266327},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20775261521339417},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20672428607940674},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.16373252868652344},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date48585.2020.9116304","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116304","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:polen.itu.edu.tr:11527/57491","is_oa":false,"landing_page_url":"https://hdl.handle.net/11527/57491","pdf_url":null,"source":{"id":"https://openalex.org/S4306400460","display_name":"Istanbul Technical University Academic Open Archive (Istanbul Technical University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48912391","host_organization_name":"Istanbul Technical University","host_organization_lineage":["https://openalex.org/I48912391"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1501345067","https://openalex.org/W2063710133","https://openalex.org/W2164136814","https://openalex.org/W2545112558","https://openalex.org/W2804489548","https://openalex.org/W2891596554","https://openalex.org/W2945444276","https://openalex.org/W2945582562","https://openalex.org/W2959157696"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2167525841","https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2542337934","https://openalex.org/W1977171228","https://openalex.org/W1985308002","https://openalex.org/W1990901299"],"abstract_inverted_index":{"Switching":[0],"lattices":[1,28,47,96,158],"consisting":[2],"of":[3,33,45,75,165],"four-terminal":[4,34],"switches":[5],"are":[6,135],"introduced":[7],"as":[8,36,38,128,130],"area-efficient":[9],"structures":[10],"to":[11],"realize":[12,109],"logic":[13,25,112,123,153],"functions.":[14],"Many":[15],"optimization":[16],"algorithms":[17],"have":[18,67,172],"been":[19,49,68,86],"proposed,":[20],"including":[21],"exact":[22],"ones,":[23],"realizing":[24],"functions":[26,154],"on":[27,114,152],"with":[29],"the":[30,42,53,56,72,131,140,166],"fewest":[31],"number":[32],"switches,":[35],"well":[37,129],"heuristic":[39],"ones.":[40],"Hence,":[41],"computing":[43],"potential":[44],"switching":[46,76,95,116,157],"has":[48,85],"justified":[50],"adequately":[51],"in":[52,139],"literature.":[54],"However,":[55],"same":[57],"thing":[58],"cannot":[59],"be":[60,98],"said":[61],"for":[62,71],"their":[63],"physical":[64],"implementation.":[65],"There":[66],"conceptual":[69],"ideas":[70],"technology":[73,84],"development":[74],"lattices,":[77],"but":[78],"no":[79],"concrete":[80],"and":[81,100,121,137,175],"directly":[82,99],"applicable":[83],"proposed":[87,126],"yet.":[88],"In":[89],"this":[90],"study,":[91],"we":[92,118],"show":[93,155],"that":[94,156],"can":[97],"efficiently":[101],"implemented":[102],"using":[103,143],"a":[104,110,115],"standard":[105],"CMOS":[106,146,168],"process.":[107,147],"To":[108],"given":[111],"function":[113],"lattice,":[117],"propose":[119],"static":[120],"dynamic":[122],"solutions.":[124],"The":[125],"circuits":[127],"compared":[132],"conventional":[133,167],"ones":[134],"designed":[136],"simulated":[138],"Cadence":[141],"environment":[142],"TSMC":[144],"65nm":[145],"Experimental":[148],"post":[149],"layout":[150],"results":[151],"occupy":[159],"much":[160],"smaller":[161],"area":[162],"than":[163],"those":[164],"implementations,":[169],"while":[170],"they":[171],"competitive":[173],"delay":[174],"power":[176],"consumption":[177],"values.":[178]},"counts_by_year":[{"year":2020,"cited_by_count":3}],"updated_date":"2026-03-06T13:50:29.536080","created_date":"2025-10-10T00:00:00"}
