{"id":"https://openalex.org/W3036389542","doi":"https://doi.org/10.23919/date48585.2020.9116297","title":"Macro-3D: A Physical Design Methodology for Face-to-Face-Stacked Heterogeneous 3D ICs","display_name":"Macro-3D: A Physical Design Methodology for Face-to-Face-Stacked Heterogeneous 3D ICs","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036389542","doi":"https://doi.org/10.23919/date48585.2020.9116297","mag":"3036389542"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116297","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116297","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031777933","display_name":"Lennart Bamberg","orcid":"https://orcid.org/0000-0003-4673-8310"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Lennart Bamberg","raw_affiliation_strings":["ITEM, University of Bremen"],"affiliations":[{"raw_affiliation_string":"ITEM, University of Bremen","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050344559","display_name":"Alberto Garc\u00eda-Ortiz","orcid":"https://orcid.org/0000-0002-6461-3864"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Alberto Garcia-Ortiz","raw_affiliation_strings":["ITEM, University of Bremen"],"affiliations":[{"raw_affiliation_string":"ITEM, University of Bremen","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007481878","display_name":"Lingjun Zhu","orcid":"https://orcid.org/0000-0003-1520-0796"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lingjun Zhu","raw_affiliation_strings":["GTCAD, Georgia Institute of Technology"],"affiliations":[{"raw_affiliation_string":"GTCAD, Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015819338","display_name":"Sai Pentapati","orcid":"https://orcid.org/0000-0003-3966-1749"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sai Pentapati","raw_affiliation_strings":["GTCAD, Georgia Institute of Technology"],"affiliations":[{"raw_affiliation_string":"GTCAD, Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037514194","display_name":"Da Eun Shim","orcid":"https://orcid.org/0000-0002-2246-1022"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Da Eun Shim","raw_affiliation_strings":["GTCAD, Georgia Institute of Technology"],"affiliations":[{"raw_affiliation_string":"GTCAD, Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["GTCAD, Georgia Institute of Technology"],"affiliations":[{"raw_affiliation_string":"GTCAD, Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5031777933"],"corresponding_institution_ids":["https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":2.386,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.8909226,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7675648331642151},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7542710900306702},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7313414216041565},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6693986058235168},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6008227467536926},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4960409104824066},{"id":"https://openalex.org/keywords/face","display_name":"Face (sociological concept)","score":0.49297475814819336},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4612056612968445},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4581207036972046},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.45784467458724976},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.43323269486427307},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43296363949775696},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4145956039428711},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36115437746047974},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3464724123477936},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3275235891342163},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29718104004859924},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2662004232406616},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.26599258184432983},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12338921427726746}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7675648331642151},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7542710900306702},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7313414216041565},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6693986058235168},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6008227467536926},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4960409104824066},{"id":"https://openalex.org/C2779304628","wikidata":"https://www.wikidata.org/wiki/Q3503480","display_name":"Face (sociological concept)","level":2,"score":0.49297475814819336},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4612056612968445},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4581207036972046},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.45784467458724976},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.43323269486427307},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43296363949775696},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4145956039428711},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36115437746047974},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3464724123477936},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3275235891342163},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29718104004859924},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2662004232406616},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26599258184432983},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12338921427726746},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0},{"id":"https://openalex.org/C36289849","wikidata":"https://www.wikidata.org/wiki/Q34749","display_name":"Social science","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116297","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116297","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1560950418","https://openalex.org/W2117019713","https://openalex.org/W2128998437","https://openalex.org/W2317953216","https://openalex.org/W2333603443","https://openalex.org/W2569250791","https://openalex.org/W2791191785"],"related_works":["https://openalex.org/W4245336546","https://openalex.org/W2123076670","https://openalex.org/W2038511870","https://openalex.org/W2543290882","https://openalex.org/W2126475478","https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2326620043","https://openalex.org/W4386859294","https://openalex.org/W2743305891"],"abstract_inverted_index":{"Memory-on-logic":[0],"and":[1,78,126,131],"sensor-on-logic":[2],"face-to-face":[3],"stacking":[4],"are":[5],"emerging":[6],"design":[7,28,48,69,99],"approaches":[8],"that":[9],"promise":[10],"a":[11,26,56,62,91,115,124],"significant":[12,116],"increase":[13],"in":[14,55],"the":[15,41,67,84,87,120],"performance":[16,106,125],"of":[17,44,86,94],"modern":[18],"systems-on-chip":[19],"at":[20],"reasonable":[21],"costs.":[22],"In":[23],"this":[24],"work,":[25],"netlist-to-layout":[27],"flow":[29,122],"for":[30,76,90,111],"such":[31],"heterogeneous":[32],"3D":[33,46,98],"systems":[34,113],"is":[35,59,74],"proposed.":[36],"The":[37,71],"proposed":[38,68,88,121],"technique":[39],"overcomes":[40],"severe":[42],"limitations":[43],"existing":[45],"physical":[47],"methodologies.":[49],"A":[50],"RISC-V-based":[51],"multi-core":[52],"system,":[53],"implemented":[54],"commercial":[57],"technology,":[58],"used":[60],"as":[61],"case":[63,72],"study":[64,73],"to":[65,82,104],"evaluate":[66],"flow.":[70],"performed":[75],"modern/large":[77],"small":[79],"cache":[80],"sizes":[81],"show":[83,103],"superiority":[85],"methodology":[89],"broad":[92],"set":[93],"systems.":[95],"While":[96],"previous":[97],"flows":[100],"do":[101],"not":[102],"optimize":[105],"against":[107],"2D":[108],"baseline":[109],"designs":[110],"processor":[112],"with":[114],"memory":[117],"area":[118],"occupation,":[119],"shows":[123],"power":[127],"improvement":[128],"by":[129],"20.4-28.2%":[130],"3.2-3.8%,":[132],"respectively.":[133]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":11},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}