{"id":"https://openalex.org/W3036672157","doi":"https://doi.org/10.23919/date48585.2020.9116293","title":"M3D-ADTCO: Monolithic 3D Architecture, Design and Technology Co-Optimization for High Energy Efficient 3D IC","display_name":"M3D-ADTCO: Monolithic 3D Architecture, Design and Technology Co-Optimization for High Energy Efficient 3D IC","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036672157","doi":"https://doi.org/10.23919/date48585.2020.9116293","mag":"3036672157"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116293","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037060249","display_name":"S\u00e9bastien Thuries","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sebastien Thuries","raw_affiliation_strings":["Université Grenoble Alpes"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université Grenoble Alpes","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073233302","display_name":"Olivier Billoint","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Billoint","raw_affiliation_strings":["Université Grenoble Alpes"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université Grenoble Alpes","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082057787","display_name":"Sylvain Choisnet","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sylvain Choisnet","raw_affiliation_strings":["Université Grenoble Alpes"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université Grenoble Alpes","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102994050","display_name":"R. Lemaire","orcid":"https://orcid.org/0009-0003-5106-3925"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Romain Lemaire","raw_affiliation_strings":["Université Grenoble Alpes"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université Grenoble Alpes","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031216442","display_name":"Pascal Vivet","orcid":"https://orcid.org/0000-0002-7413-8243"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Pascal Vivet","raw_affiliation_strings":["Université Grenoble Alpes"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université Grenoble Alpes","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045610872","display_name":"P. Batude","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Perrine Batude","raw_affiliation_strings":["Université Grenoble Alpes"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université Grenoble Alpes","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108690258","display_name":"Didier Lattard","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Didier Lattard","raw_affiliation_strings":["Université Grenoble Alpes"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Université Grenoble Alpes","institution_ids":["https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1740","last_page":"1745"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5880329608917236},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5726009607315063},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5322470664978027},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5118011832237244},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4601135849952698},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44530338048934937},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34463709592819214},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2869688868522644},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24957013130187988},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.1195254921913147},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07629969716072083}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5880329608917236},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5726009607315063},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5322470664978027},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5118011832237244},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4601135849952698},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44530338048934937},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34463709592819214},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2869688868522644},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24957013130187988},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.1195254921913147},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07629969716072083},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.23919/date48585.2020.9116293","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:cea-03288836v1","is_oa":false,"landing_page_url":"https://cea.hal.science/cea-03288836","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), Mar 2020, Grenoble, France. pp.1740-1745, ⟨10.23919/DATE48585.2020.9116293⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:HAL:cea-03759936v1","is_oa":false,"landing_page_url":"https://hal-cea.archives-ouvertes.fr/cea-03759936","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2532205282","https://openalex.org/W2538167498","https://openalex.org/W2578406675","https://openalex.org/W2895774650","https://openalex.org/W2900749507","https://openalex.org/W2913596336","https://openalex.org/W2966883744","https://openalex.org/W3015382034"],"related_works":["https://openalex.org/W2162055798","https://openalex.org/W978089954","https://openalex.org/W1533427061","https://openalex.org/W2315888406","https://openalex.org/W2088077287","https://openalex.org/W2641041952","https://openalex.org/W2043224805","https://openalex.org/W4295791105","https://openalex.org/W2811290777","https://openalex.org/W2537885854"],"abstract_inverted_index":{"Monolithic":[0,19],"3D":[1,43],"(M3D)":[2],"stands":[3],"now":[4],"as":[5],"the":[6,37,72,107,146],"ultimate":[7],"technology":[8,89],"to":[9,16,74,130,143],"side":[10],"step":[11],"Moore\u2019s":[12],"Law":[13],"stagnation.":[14],"Due":[15],"its":[17],"nanoscale":[18],"Inter-tier":[20],"Via":[21],"(MIV),":[22],"M3D":[23,57,77,96,102],"enables":[24],"an":[25,85,118],"ultrahigh":[26],"density":[27],"interconnect":[28],"between":[29],"Logic":[30],"and":[31,69,88,106,113,127],"Memory":[32],"that":[33],"is":[34],"required":[35],"in":[36],"field":[38],"of":[39,63,109,121],"highly":[40],"energy":[41],"efficient":[42],"integrated":[44],"circuits":[45],"(3D-ICs)":[46],"designed":[47],"for":[48,67],"new":[49],"abundant":[50],"data":[51],"computing":[52],"systems.":[53],"At":[54],"design":[55,87],"level,":[56],"still":[58],"suffers":[59],"from":[60],"a":[61,101,110,131],"lack":[62],"commercial":[64,111],"tools,":[65],"especially":[66],"Place":[68,112],"Route,":[70],"precluding":[71],"capability":[73],"provide":[75],"signoff":[76,95],"GDS.":[78,97],"In":[79],"this":[80],"paper,":[81],"we":[82],"introduce":[83],"M3D-ADTCO,":[84],"architecture,":[86],"co-optimization":[90],"platform":[91],"aimed":[92],"at":[93,124],"providing":[94],"It":[98],"relies":[99],"on":[100,137],"Process":[103],"Design":[104],"Kit":[105],"use":[108],"Route":[114],"tool.":[115],"We":[116],"demonstrate":[117],"area":[119],"reduction":[120],"23.61":[122],"%":[123],"iso":[125],"performance":[126],"power":[128],"compared":[129],"2D":[132],"RISC-V":[133,147],"micro-controller":[134],"based":[135],"System":[136],"Chip":[138],"(SoC)":[139],"while":[140],"creating":[141],"space":[142],"increase":[144],"(2x)":[145],"instruction":[148],"memory.":[149]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}