{"id":"https://openalex.org/W3036006629","doi":"https://doi.org/10.23919/date48585.2020.9116269","title":"MiniDelay: Multi-Strategy Timing-Aware Layer Assignment for Advanced Technology Nodes","display_name":"MiniDelay: Multi-Strategy Timing-Aware Layer Assignment for Advanced Technology Nodes","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036006629","doi":"https://doi.org/10.23919/date48585.2020.9116269","mag":"3036006629"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116269","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116269","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101516633","display_name":"Xinghai Zhang","orcid":"https://orcid.org/0000-0001-5519-1201"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xinghai Zhang","raw_affiliation_strings":["College of Mathematics and Computer Science, Fuzhou University, Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"College of Mathematics and Computer Science, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049556953","display_name":"Zhen Zhuang","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhen Zhuang","raw_affiliation_strings":["College of Mathematics and Computer Science, Fuzhou University, Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"College of Mathematics and Computer Science, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045753829","display_name":"Genggeng Liu","orcid":"https://orcid.org/0000-0002-3099-4371"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Genggeng Liu","raw_affiliation_strings":["College of Mathematics and Computer Science, Fuzhou University, Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"College of Mathematics and Computer Science, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017381514","display_name":"Xing Huang","orcid":"https://orcid.org/0000-0002-5396-110X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Xing Huang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100429106","display_name":"Wenhao Liu","orcid":"https://orcid.org/0000-0001-9757-1077"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wen-Hao Liu","raw_affiliation_strings":["Block Implementation, ICD, Cadence Design Systems, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Block Implementation, ICD, Cadence Design Systems, Austin, TX, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100643723","display_name":"Wenzhong Guo","orcid":"https://orcid.org/0000-0003-4118-8823"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenzhong Guo","raw_affiliation_strings":["College of Mathematics and Computer Science, Fuzhou University, Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"College of Mathematics and Computer Science, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073705099","display_name":"Ting-Chi Wang","orcid":"https://orcid.org/0000-0002-3435-0418"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Chi Wang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5101516633"],"corresponding_institution_ids":["https://openalex.org/I80947539"],"apc_list":null,"apc_paid":null,"fwci":1.233,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.79204668,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"586","last_page":"591"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7896810173988342},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6424760818481445},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6314029693603516},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.569459855556488},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.4965878129005432},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.47509801387786865},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41000816226005554},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.36140239238739014},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3350070118904114},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.3140289783477783},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10284814238548279}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7896810173988342},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6424760818481445},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6314029693603516},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.569459855556488},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.4965878129005432},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.47509801387786865},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41000816226005554},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.36140239238739014},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3350070118904114},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.3140289783477783},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10284814238548279},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116269","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116269","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1493573144","https://openalex.org/W1989756383","https://openalex.org/W1998908216","https://openalex.org/W2007678974","https://openalex.org/W2008553099","https://openalex.org/W2050219435","https://openalex.org/W2072669913","https://openalex.org/W2088104289","https://openalex.org/W2097730691","https://openalex.org/W2108913694","https://openalex.org/W2110697119","https://openalex.org/W2110795681","https://openalex.org/W2397038956","https://openalex.org/W2576595683","https://openalex.org/W2587992051","https://openalex.org/W2605557116","https://openalex.org/W2625969775","https://openalex.org/W2793662773","https://openalex.org/W2808733935","https://openalex.org/W2938881465","https://openalex.org/W2998546549","https://openalex.org/W3148213726","https://openalex.org/W4242272219","https://openalex.org/W6650326909"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W2020200124","https://openalex.org/W1691923927","https://openalex.org/W2380365775","https://openalex.org/W4238419543","https://openalex.org/W2182628752","https://openalex.org/W2206152988","https://openalex.org/W2109891029","https://openalex.org/W2101823170","https://openalex.org/W2373416410"],"abstract_inverted_index":{"Layer":[0],"assignment,":[1],"a":[2,59,89,122,145],"major":[3],"step":[4],"in":[5,39,49,53,144],"global":[6,146],"routing":[7,91],"of":[8,17,82,99,114,134],"integrated":[9],"circuits,":[10],"is":[11,93,109,126],"usually":[12],"performed":[13],"to":[14,19,64,95,111,128,159],"assign":[15],"segments":[16],"nets":[18,115],"multiple":[20,151],"layers.":[21],"Besides":[22],"the":[23,83,97,131,138,155,167,172,176],"traditional":[24],"optimization":[25],"goals":[26],"such":[27],"as":[28],"overflow":[29],"and":[30,43,75,116,120,162],"via":[31,117],"count,":[32],"interconnect":[33],"delay":[34,66,98,113,133,161],"plays":[35],"an":[36,104],"important":[37],"role":[38],"determining":[40],"chip":[41,139],"performance":[42,140],"has":[44],"been":[45],"attracting":[46],"much":[47],"attention":[48],"recent":[50],"years.":[51],"Accordingly,":[52],"this":[54],"paper,":[55],"we":[56],"propose":[57],"MiniDelay,":[58],"timing-aware":[60],"layer":[61],"assignment":[62],"algorithm":[63,157],"minimize":[65],"for":[67],"advanced":[68],"technology":[69],"nodes,":[70],"taking":[71],"both":[72],"wire":[73],"congestion":[74,106],"coupling":[76],"effect":[77],"into":[78],"account.":[79],"MiniDelay":[80],"consists":[81],"following":[84],"three":[85],"key":[86],"techniques:":[87],"1)":[88],"non-default-rule":[90],"technique":[92,125],"adopted":[94],"reduce":[96,130],"timing":[100],"critical":[101],"nets,":[102,135],"2)":[103],"effective":[105],"assessment":[107],"method":[108],"proposed":[110,127,156],"optimize":[112],"count":[118],"simultaneously,":[119],"3)":[121],"net":[123],"scalpel":[124],"further":[129],"maximum":[132],"so":[136],"that":[137,154],"can":[141],"be":[142],"improved":[143],"manner.":[147],"Experimental":[148],"results":[149],"on":[150],"benchmarks":[152],"confirm":[153],"leads":[158],"lower":[160],"few":[163],"vias,":[164],"while":[165],"achieving":[166],"best":[168],"solution":[169],"quality":[170],"among":[171],"existing":[173],"algorithms":[174],"with":[175],"shortest":[177],"runtime.":[178]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":1}],"updated_date":"2026-02-13T13:36:01.753593","created_date":"2025-10-10T00:00:00"}