{"id":"https://openalex.org/W3036970922","doi":"https://doi.org/10.23919/date48585.2020.9116216","title":"DiSCERN: Distilling Standard-Cells for Emerging Reconfigurable Nanotechnologies","display_name":"DiSCERN: Distilling Standard-Cells for Emerging Reconfigurable Nanotechnologies","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036970922","doi":"https://doi.org/10.23919/date48585.2020.9116216","mag":"3036970922"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116216","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075349265","display_name":"Shubham Rai","orcid":"https://orcid.org/0000-0002-6522-5628"},"institutions":[{"id":"https://openalex.org/I4405266956","display_name":"Center for Advancing Electronics Dresden","ror":"https://ror.org/00g3vrr12","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]},{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Shubham Rai","raw_affiliation_strings":["Chair For Processor Design, CfAED, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair For Processor Design, CfAED, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060193481","display_name":"Michael Raitza","orcid":"https://orcid.org/0000-0003-2370-4054"},"institutions":[{"id":"https://openalex.org/I4405266956","display_name":"Center for Advancing Electronics Dresden","ror":"https://ror.org/00g3vrr12","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]},{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Raitza","raw_affiliation_strings":["Chair For Processor Design, CfAED, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair For Processor Design, CfAED, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051064456","display_name":"Siva Satyendra Sahoo","orcid":"https://orcid.org/0000-0002-2243-5350"},"institutions":[{"id":"https://openalex.org/I4405266956","display_name":"Center for Advancing Electronics Dresden","ror":"https://ror.org/00g3vrr12","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]},{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Siva Satyendra Sahoo","raw_affiliation_strings":["Chair For Processor Design, CfAED, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair For Processor Design, CfAED, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I4405266956","display_name":"Center for Advancing Electronics Dresden","ror":"https://ror.org/00g3vrr12","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]},{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Chair For Processor Design, CfAED, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair For Processor Design, CfAED, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I4405266956","https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.4409,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.98002435,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"674","last_page":"677"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6869105100631714},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6756532192230225},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6480705738067627},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6410393118858337},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5665888786315918},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5641123056411743},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.48526594042778015},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4750142991542816},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45343345403671265},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4519512355327606},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4325392246246338},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43128734827041626},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4094064235687256},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3995189964771271},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2779496908187866},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.22078102827072144},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2180490791797638},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21214738488197327},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1601572036743164}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6869105100631714},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6756532192230225},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6480705738067627},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6410393118858337},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5665888786315918},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5641123056411743},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.48526594042778015},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4750142991542816},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45343345403671265},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4519512355327606},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4325392246246338},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43128734827041626},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4094064235687256},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3995189964771271},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2779496908187866},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22078102827072144},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2180490791797638},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21214738488197327},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1601572036743164},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116216","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1481714151","https://openalex.org/W1483713538","https://openalex.org/W1528837436","https://openalex.org/W1776822698","https://openalex.org/W2000992449","https://openalex.org/W2011829553","https://openalex.org/W2055215434","https://openalex.org/W2129183345","https://openalex.org/W2145594740","https://openalex.org/W2156694126","https://openalex.org/W2242458479","https://openalex.org/W2322754293","https://openalex.org/W2346682451","https://openalex.org/W2574807302","https://openalex.org/W2587608034","https://openalex.org/W2799027281","https://openalex.org/W2889418642","https://openalex.org/W2900265717","https://openalex.org/W2906461206","https://openalex.org/W2906629987","https://openalex.org/W6653525883","https://openalex.org/W6757792155","https://openalex.org/W6758055001"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W4214735176","https://openalex.org/W2601542976","https://openalex.org/W2184476805","https://openalex.org/W2151687972","https://openalex.org/W2774143721","https://openalex.org/W2619968078","https://openalex.org/W4324145463","https://openalex.org/W4367312965","https://openalex.org/W2580743037"],"abstract_inverted_index":{"Recent":[0],"attempts":[1],"on":[2,5,12],"circuits":[3],"based":[4,121],"emerging":[6],"reconfigurable":[7,40,61],"nanotechnologies":[8],"have":[9],"primarily":[10],"focused":[11],"using":[13,39],"the":[14,23,48,117],"traditional":[15],"CMOS":[16],"design":[17],"flow":[18],"involving":[19],"similar-styled":[20],"standard-cells.":[21],"In":[22],"present":[24],"work,":[25],"we":[26],"show":[27,95],"that":[28],"logic":[29,62,73],"gates":[30,63,74],"which":[31,46],"implement":[32],"self-dual":[33],"functions":[34],"can":[35],"be":[36],"efficiently":[37],"implemented":[38],"nanotechnologies.":[41],"We":[42],"propose":[43],"an":[44],"algorithm":[45],"analyses":[47],"truth-tables":[49],"of":[50,84,98,106,109],"cuts":[51],"in":[52,82,104],"a":[53,65,79],"mapped":[54],"circuit":[55],"to":[56,78,116],"list":[57],"all":[58],"such":[59],"potential":[60],"for":[64],"particular":[66],"circuit.":[67],"Technology":[68],"mapping":[69,81],"with":[70],"these":[71],"new":[72],"(or":[75],"standard-cells)":[76],"leads":[77],"better":[80],"terms":[83,105],"area":[85],"and":[86,102,111],"delay.":[87],"Experiments":[88],"employing":[89],"our":[90],"methodology":[91],"over":[92],"EPFL":[93],"benchmarks,":[94],"average":[96],"improvements":[97],"around":[99],"13%,":[100],"16%":[101],"11.5%":[103],"area,":[107],"number":[108],"edges":[110],"delay":[112],"respectively":[113],"as":[114],"compared":[115],"conventional":[118],"CMOS-centric":[119],"standard-cell":[120],"mapping.":[122]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}