{"id":"https://openalex.org/W3036170237","doi":"https://doi.org/10.23919/date48585.2020.9116202","title":"High Density STT-MRAM compiler design, validation and characterization methodology in 28nm FDSOI technology","display_name":"High Density STT-MRAM compiler design, validation and characterization methodology in 28nm FDSOI technology","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3036170237","doi":"https://doi.org/10.23919/date48585.2020.9116202","mag":"3036170237"},"language":"en","primary_location":{"id":"doi:10.23919/date48585.2020.9116202","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059236719","display_name":"Piyush Jain","orcid":"https://orcid.org/0000-0001-7153-442X"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Piyush Jain","raw_affiliation_strings":["ARM Embedded Technologies Pvt. Ltd, Noida, India"],"affiliations":[{"raw_affiliation_string":"ARM Embedded Technologies Pvt. Ltd, Noida, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100780817","display_name":"Akshay Kumar","orcid":"https://orcid.org/0000-0002-3684-8498"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Akshay Kumar","raw_affiliation_strings":["ARM Embedded Technologies Pvt. Ltd, Noida, India"],"affiliations":[{"raw_affiliation_string":"ARM Embedded Technologies Pvt. Ltd, Noida, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062022867","display_name":"Nicolaas Van Winkelhoff","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nicolaas Van Winkelhoff","raw_affiliation_strings":["ARM France, France"],"affiliations":[{"raw_affiliation_string":"ARM France, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032890544","display_name":"Didier Gayraud","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Didier Gayraud","raw_affiliation_strings":["ARM France, France"],"affiliations":[{"raw_affiliation_string":"ARM France, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038474198","display_name":"Surya Gupta","orcid":"https://orcid.org/0000-0003-3643-0099"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Surya Gupta","raw_affiliation_strings":["ARM Embedded Technologies Pvt. Ltd, Noida, India"],"affiliations":[{"raw_affiliation_string":"ARM Embedded Technologies Pvt. Ltd, Noida, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003082202","display_name":"Anas El amraoui","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Abdelali El Amraoui","raw_affiliation_strings":["ARM France, France"],"affiliations":[{"raw_affiliation_string":"ARM France, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011188498","display_name":"Giorgio Palma","orcid":"https://orcid.org/0000-0003-4504-8123"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Giorgio Palma","raw_affiliation_strings":["ARM France, France"],"affiliations":[{"raw_affiliation_string":"ARM France, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020026657","display_name":"Alexandra Gourio","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alexandra Gourio","raw_affiliation_strings":["ARM France, France"],"affiliations":[{"raw_affiliation_string":"ARM France, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066229108","display_name":"L. Vachez","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Laurent Vachez","raw_affiliation_strings":["ARM France, France"],"affiliations":[{"raw_affiliation_string":"ARM France, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048552355","display_name":"Luc Palau","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Luc Palau","raw_affiliation_strings":["ARM France, France"],"affiliations":[{"raw_affiliation_string":"ARM France, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053914055","display_name":"Jean-Christophe Buy","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jean-Christophe Buy","raw_affiliation_strings":["ARM France, France"],"affiliations":[{"raw_affiliation_string":"ARM France, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020877380","display_name":"Cyrille Dray","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cyrille Dray","raw_affiliation_strings":["ARM France, France"],"affiliations":[{"raw_affiliation_string":"ARM France, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5059236719"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06894254,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1327","last_page":"1330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7989360094070435},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7910301685333252},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5593156814575195},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5082616209983826},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.49430036544799805},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.4830504059791565},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4255371689796448},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41319432854652405},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35750073194503784},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3248142898082733},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.315068781375885},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.1587342619895935},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.14689090847969055},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12781113386154175},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.12697181105613708},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11919930577278137}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7989360094070435},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7910301685333252},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5593156814575195},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5082616209983826},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.49430036544799805},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.4830504059791565},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4255371689796448},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41319432854652405},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35750073194503784},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3248142898082733},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.315068781375885},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.1587342619895935},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.14689090847969055},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12781113386154175},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.12697181105613708},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11919930577278137}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date48585.2020.9116202","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date48585.2020.9116202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2148461984","https://openalex.org/W2546087703","https://openalex.org/W2800126119","https://openalex.org/W2899297130","https://openalex.org/W2913524550","https://openalex.org/W6729448684"],"related_works":["https://openalex.org/W2372007526","https://openalex.org/W1974599144","https://openalex.org/W4235980920","https://openalex.org/W4372325124","https://openalex.org/W4384572207","https://openalex.org/W2064720608","https://openalex.org/W2903040985","https://openalex.org/W2047425695","https://openalex.org/W370196896","https://openalex.org/W4376608629"],"abstract_inverted_index":{"Spin":[0],"Transfer":[1],"Torque":[2],"Magneto-resistive":[3],"Random-":[4],"Access":[5],"Memory":[6],"(STT-MRAM)":[7],"is":[8,49,145,162],"emerging":[9],"as":[10],"a":[11,64,103,108,115],"promising":[12],"substitute":[13],"for":[14,21,39,107],"flash":[15,22],"memories":[16],"due":[17],"to":[18,52,56,164],"scaling":[19],"challenges":[20,76,91],"in":[23,60,63,114],"process":[24],"nodes":[25],"beyond":[26],"28nm.":[27],"STT-MRAM's":[28],"high":[29,109,166],"endurance,":[30],"fast":[31],"speed":[32],"and":[33,82,134,139,153,158,169],"low":[34],"power":[35],"makes":[36],"it":[37],"suitable":[38],"wide":[40],"variety":[41],"of":[42,70,77,89],"applications.":[43],"An":[44],"embedded":[45],"MRAM":[46],"(eMRAM)":[47],"compiler":[48,73,113,123,143],"highly":[50],"desirable":[51],"enable":[53,165],"SoC":[54],"designers":[55],"use":[57],"eMRAM":[58,72,112,126,142,176],"instances":[59],"their":[61],"designs":[62],"flexible":[65],"manner.":[66],"However,":[67],"the":[68,90,175],"development":[69],"an":[71],"has":[74],"added":[75],"handling":[78],"multi-fold":[79],"higher":[80],"density":[81,110],"maintaining":[83],"analog":[84],"circuits":[85],"accuracy,":[86],"on":[87],"top":[88],"associated":[92],"with":[93,129],"conventional":[94],"SRAM":[95],"memory":[96],"compilers.":[97],"In":[98],"this":[99],"paper,":[100],"we":[101],"present":[102],"successful":[104],"design":[105,144],"methodology":[106,161],"128Mb":[111],"28nm":[116],"fully":[117],"depleted":[118],"SOI":[119],"(FDSOI)":[120],"process.":[121],"This":[122],"enables":[124],"optimized":[125],"instance":[127],"generation":[128,173],"varying":[130],"capacity":[131],"ranges,":[132],"word-widths,":[133],"optional":[135],"features":[136],"like":[137],"repair":[138],"error":[140],"correction.":[141],"achieved":[146],"by":[147],"evolving":[148],"various":[149],"architecture":[150],"design,":[151],"validations":[152],"characterization":[154,160,168],"methods.":[155],"A":[156],"hierarchical":[157],"modular":[159],"presented":[163],"accuracy":[167],"industry-standard":[170],"EDA":[171],"view":[172],"from":[174],"compiler.":[177]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}