{"id":"https://openalex.org/W2946131706","doi":"https://doi.org/10.23919/date.2019.8715255","title":"Taming Data Caches for Predictable Execution on GPU-based SoCs","display_name":"Taming Data Caches for Predictable Execution on GPU-based SoCs","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2946131706","doi":"https://doi.org/10.23919/date.2019.8715255","mag":"2946131706"},"language":"en","primary_location":{"id":"doi:10.23919/date.2019.8715255","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8715255","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11585/729719","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035314320","display_name":"Bj\u00f6rn Forsberg","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Bjorn Forsberg","raw_affiliation_strings":["Swiss Federal Institute of Technology, Z\u00fcrich"],"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology, Z\u00fcrich","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["University of Bologna"],"affiliations":[{"raw_affiliation_string":"University of Bologna","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061145921","display_name":"Andrea Marongiu","orcid":"https://orcid.org/0000-0003-1010-4762"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Marongiu","raw_affiliation_strings":["University of Bologna"],"affiliations":[{"raw_affiliation_string":"University of Bologna","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5035314320"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.23,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77429227,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"650","last_page":"653"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.859559178352356},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8476967215538025},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8008471727371216},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5856837630271912},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5582030415534973},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.49097517132759094},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4503560960292816},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.43940621614456177},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43589353561401367},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2922602593898773},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24243834614753723},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.08481064438819885}],"concepts":[{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.859559178352356},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8476967215538025},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8008471727371216},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5856837630271912},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5582030415534973},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.49097517132759094},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4503560960292816},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.43940621614456177},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43589353561401367},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2922602593898773},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24243834614753723},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.08481064438819885}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.23919/date.2019.8715255","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8715255","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/729719","is_oa":true,"landing_page_url":"http://hdl.handle.net/11585/729719","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unimore.it:11380/1179006","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1179006","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:cris.unibo.it:11585/729719","is_oa":true,"landing_page_url":"http://hdl.handle.net/11585/729719","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2002004997","https://openalex.org/W2122969894","https://openalex.org/W2128120785","https://openalex.org/W2149075075","https://openalex.org/W2163687928","https://openalex.org/W2511362782","https://openalex.org/W2562501258","https://openalex.org/W2612004223","https://openalex.org/W2623448071","https://openalex.org/W2767423641","https://openalex.org/W2782784892","https://openalex.org/W2799115326","https://openalex.org/W4243598353","https://openalex.org/W6682152478","https://openalex.org/W6725655191"],"related_works":["https://openalex.org/W1976244802","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2122646225","https://openalex.org/W3140615508","https://openalex.org/W2029945810","https://openalex.org/W1954780666","https://openalex.org/W2216509856"],"abstract_inverted_index":{"Heterogeneous":[0],"SoCs":[1],"(HeSoCs)":[2],"typically":[3,60],"share":[4],"a":[5],"single":[6],"DRAM":[7,46],"between":[8],"the":[9,34,49,54,102],"CPU":[10],"and":[11,19,71],"GPU,":[12],"making":[13],"workloads":[14],"susceptible":[15],"to":[16,33,41,44,62,83],"memory":[17,37],"interference,":[18],"predictable":[20,25],"execution":[21,26],"troublesome.":[22],"State-of-the":[23],"art":[24],"models":[27],"(PREM)":[28],"for":[29,39],"HeSoCs":[30],"prefetch":[31],"data":[32],"GPU":[35,93],"scratchpad":[36],"(SPM),":[38],"computations":[40],"be":[42,90],"insensitive":[43],"CPU-generated":[45],"traffic.":[47],"However,":[48],"amount":[50],"of":[51,98],"work":[52],"that":[53],"small":[55],"SPM":[56],"sizes":[57],"allow":[58],"is":[59],"insufficient":[61],"absorb":[63],"CPU/GPU":[64],"synchronization":[65],"costs.":[66],"On-chip":[67],"caches":[68,94],"are":[69],"larger,":[70],"would":[72],"solve":[73],"this":[74],"issue,":[75],"but":[76],"have":[77],"been":[78],"argued":[79],"too":[80],"unpredictable":[81],"due":[82],"self-evictions.":[84],"We":[85],"show":[86],"how":[87],"self-eviction":[88],"can":[89],"minimized":[91],"in":[92],"via":[95],"clever":[96],"managing":[97],"prefetches,":[99],"thus":[100],"lowering":[101],"performance":[103],"cost,":[104],"while":[105],"retaining":[106],"timing":[107],"predictability.":[108]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2019-05-29T00:00:00"}