{"id":"https://openalex.org/W2946063265","doi":"https://doi.org/10.23919/date.2019.8715183","title":"Thermal-Aware Design and Flow for FPGA Performance Improvement","display_name":"Thermal-Aware Design and Flow for FPGA Performance Improvement","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2946063265","doi":"https://doi.org/10.23919/date.2019.8715183","mag":"2946063265"},"language":"en","primary_location":{"id":"doi:10.23919/date.2019.8715183","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8715183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060490428","display_name":"Behnam Khaleghi","orcid":"https://orcid.org/0000-0002-3655-0501"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Behnam Khaleghi","raw_affiliation_strings":["CSE Department, UC San Diego, USA"],"affiliations":[{"raw_affiliation_string":"CSE Department, UC San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025573294","display_name":"Tajana Rosing","orcid":"https://orcid.org/0000-0002-6954-997X"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tajana Simunic Rosing","raw_affiliation_strings":["CSE Department, UC San Diego, USA"],"affiliations":[{"raw_affiliation_string":"CSE Department, UC San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5060490428"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":0.7154,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.71011989,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"342","last_page":"347"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8159074187278748},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.630790650844574},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5947682857513428},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5278263688087463},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.47101911902427673},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4223420023918152},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.4215860068798065},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35615819692611694},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1729227900505066},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.10757437348365784}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8159074187278748},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.630790650844574},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5947682857513428},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5278263688087463},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.47101911902427673},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4223420023918152},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4215860068798065},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35615819692611694},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1729227900505066},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.10757437348365784},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2019.8715183","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8715183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322015","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W100799738","https://openalex.org/W1978380131","https://openalex.org/W2005602803","https://openalex.org/W2041557219","https://openalex.org/W2045704975","https://openalex.org/W2065849008","https://openalex.org/W2075942097","https://openalex.org/W2090362256","https://openalex.org/W2101815940","https://openalex.org/W2105011467","https://openalex.org/W2115893652","https://openalex.org/W2116094656","https://openalex.org/W2128473621","https://openalex.org/W2131861972","https://openalex.org/W2133156997","https://openalex.org/W2150938931","https://openalex.org/W2397888180","https://openalex.org/W2543907405","https://openalex.org/W2560332530","https://openalex.org/W2581035600","https://openalex.org/W2583145172","https://openalex.org/W2612407642","https://openalex.org/W2613754741","https://openalex.org/W2775062067","https://openalex.org/W2785649635","https://openalex.org/W2809515847","https://openalex.org/W2887436037","https://openalex.org/W2903735800","https://openalex.org/W3141423035","https://openalex.org/W4206262605","https://openalex.org/W6637229500","https://openalex.org/W6669788617","https://openalex.org/W6732342490","https://openalex.org/W6748712139","https://openalex.org/W6756686062"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W3125011624","https://openalex.org/W1508631387","https://openalex.org/W2370917603","https://openalex.org/W2952760143","https://openalex.org/W2017776670","https://openalex.org/W2091330445","https://openalex.org/W2800543810","https://openalex.org/W2122674270","https://openalex.org/W4365793791"],"abstract_inverted_index":{"To":[0],"ensure":[1],"reliable":[2],"operation":[3],"of":[4,54,79,90,98,154,166],"circuits":[5],"under":[6],"elevated":[7],"temperatures,":[8],"designers":[9],"are":[10],"obliged":[11],"to":[12,19,62,103,140,168,186],"put":[13],"a":[14,59,83,119,163],"pessimistic":[15],"timing":[16,108,181],"margin":[17],"proportional":[18],"the":[20,64,74,87,94,127,133,137,141,172,191,195],"worst-case":[21],"temperature":[22,84,129],"(T":[23],"<sub":[24],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[25],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">worst</sub>":[26],"),":[27],"which":[28],"incurs":[29],"significant":[30],"performance":[31,75,125,188,196],"overhead.":[32],"The":[33,175],"problem":[34,65],"is":[35],"exacerbated":[36],"in":[37,45,66,82,126],"deep-CMOS":[38],"technologies":[39],"with":[40,93],"increased":[41],"leakage":[42],"power,":[43],"particularly":[44],"Field-Programmable":[46],"Gate":[47],"Arrays":[48],"(FPGAs)":[49],"that":[50,179],"comprise":[51],"an":[52,115],"abundance":[53],"leaky":[55],"resources.":[56],"We":[57,161],"propose":[58,151],"two-fold":[60],"approach":[61],"tackle":[63],"FPGAs.":[67],"For":[68],"this":[69,148],"end,":[70],"we":[71,111,150],"first":[72],"obtain":[73],"and":[76,170],"power":[77],"characteristics":[78],"FPGA":[80,116,155],"resources":[81,91],"range.":[85,130],"Having":[86],"temperature-performance":[88],"correlation":[89],"together":[92],"estimated":[95],"thermal":[96,121],"distribution":[97],"applications":[99],"makes":[100],"it":[101],"feasible":[102],"apply":[104],"minimal,":[105],"yet":[106],"sufficient,":[107],"margin.":[109],"Second,":[110],"show":[112],"how":[113],"optimizing":[114,136],"device":[117,138],"for":[118,135,157],"specific":[120],"corner":[122],"affects":[123],"its":[124],"operating":[128],"This":[131],"emphasizes":[132],"need":[134],"according":[139],"target":[142],"(range":[143],"of)":[144],"temperature.":[145],"Building":[146],"upon":[147],"observation,":[149],"thermal-aware":[152,180],"optimization":[153],"architecture":[156,192],"foreknown":[158],"field":[159],"conditions.":[160],"performed":[162],"comprehensive":[164],"set":[165],"experiments":[167],"implement":[169],"examine":[171],"proposed":[173],"techniques.":[174],"experimental":[176],"results":[177],"reveal":[178],"on":[182],"FPGAs":[183],"yields":[184],"up":[185],"36.5%":[187],"improvement.":[189],"Optimizing":[190],"further":[193],"boosts":[194],"by":[197],"6.7%.":[198]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}