{"id":"https://openalex.org/W2944821975","doi":"https://doi.org/10.23919/date.2019.8715131","title":"High Coverage Concolic Equivalence Checking","display_name":"High Coverage Concolic Equivalence Checking","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2944821975","doi":"https://doi.org/10.23919/date.2019.8715131","mag":"2944821975"},"language":"en","primary_location":{"id":"doi:10.23919/date.2019.8715131","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8715131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068168829","display_name":"Pritam Roy","orcid":"https://orcid.org/0000-0003-1486-3387"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pritam Roy","raw_affiliation_strings":["Department of Electrical Engineering, University of North Texas, Denton, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084751293","display_name":"Sagar Chaki","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sagar Chaki","raw_affiliation_strings":["Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112620566","display_name":"Pankaj Chauhan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pankaj Chauhan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6587,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71680672,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"462","last_page":"467"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12423","display_name":"Software Reliability and Analysis Research","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.598471462726593},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49981045722961426},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4748968183994293},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43995457887649536},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4172895848751068},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34585508704185486},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31243351101875305},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1701573133468628},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11820453405380249},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.11466416716575623},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.10419446229934692}],"concepts":[{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.598471462726593},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49981045722961426},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4748968183994293},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43995457887649536},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4172895848751068},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34585508704185486},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31243351101875305},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1701573133468628},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11820453405380249},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.11466416716575623},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.10419446229934692}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2019.8715131","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8715131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W157156687","https://openalex.org/W1538643901","https://openalex.org/W1548806133","https://openalex.org/W1583869287","https://openalex.org/W1710734607","https://openalex.org/W2071112258","https://openalex.org/W2094998159","https://openalex.org/W2096449544","https://openalex.org/W2111979321","https://openalex.org/W2114398233","https://openalex.org/W2119441703","https://openalex.org/W2161215542","https://openalex.org/W2167718692","https://openalex.org/W2736817226","https://openalex.org/W2769101645","https://openalex.org/W2962893267","https://openalex.org/W4237492309","https://openalex.org/W6606430823","https://openalex.org/W6632168933","https://openalex.org/W6632680784","https://openalex.org/W6637688222","https://openalex.org/W6676590341"],"related_works":["https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W1761969858","https://openalex.org/W2371211312","https://openalex.org/W2391470376","https://openalex.org/W2118330589","https://openalex.org/W2159551383","https://openalex.org/W2471362132","https://openalex.org/W2117342402","https://openalex.org/W2053286651"],"abstract_inverted_index":{"A":[0],"concolic":[1],"approach,":[2],"called":[3],"Slec-Cf,":[4,105],"to":[5,68,75,121,160,169],"check":[6],"sequential":[7,135],"equivalence":[8,136],"between":[9],"a":[10,32,38,72,119],"high-level":[11],"(e.g.,":[12,19],"C++/SystemC)":[13],"hardware":[14],"description":[15],"and":[16,89,112,117],"an":[17,80,101,130],"RTL":[18],"Verilog)":[20],"is":[21,71],"presented.":[22],"Slec-Cf":[23,53,127,142,156],"searches":[24],"for":[25,86,134],"counterexamples":[26],"over":[27],"the":[28,109],"possible":[29],"values":[30,43],"of":[31,34,66,83,92,104,114,149],"set":[33,113],"\"control":[35],"signals\"":[36],"in":[37,147,164],"depth-first":[39],"lexicographic":[40],"manner,":[41],"avoiding":[42],"that":[44,64,141],"are":[45,65,90],"unrealizable":[46],"by":[47],"any":[48],"concrete":[49],"input.":[50],"In":[51],"addition,":[52],"respects":[54],"user-specified":[55],"design":[56],"constraints":[57],"during":[58],"search,":[59],"thus":[60],"only":[61],"producing":[62],"stimuli":[63,85],"relevance":[67],"users.":[69],"It":[70],"superior":[73,158],"alternative":[74],"random":[76,145],"simulations,":[77],"which":[78,106],"produce":[79],"overwhelming":[81],"number":[82],"irrelevant":[84],"user-constrained":[87],"designs,":[88,98,154],"therefore":[91],"limited":[93],"effectiveness.":[94],"To":[95],"handle":[96],"complex":[97,153],"we":[99],"present":[100],"incremental":[102,155],"version":[103],"iteratively":[107],"increases":[108],"search":[110],"depth,":[111],"control":[115],"signals,":[116],"uses":[118],"cache":[120],"reuse":[122],"prior":[123],"results.":[124],"We":[125],"implemented":[126],"on":[128],"top":[129],"existing":[131],"industrial":[132],"tool":[133],"checking.":[137],"Experimental":[138],"results":[139],"indicate":[140],"clearly":[143],"outperforms":[144],"simulation":[146],"terms":[148],"coverage":[150,163],"achieved.":[151],"On":[152],"demonstrates":[157],"ability":[159],"achieve":[161],"good":[162],"almost":[165],"all":[166],"cases,":[167],"compared":[168],"non-incremental":[170],"Slec-Cf.":[171]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}