{"id":"https://openalex.org/W2945719574","doi":"https://doi.org/10.23919/date.2019.8715129","title":"Queue Based Memory Management Unit for Heterogeneous MPSoCs","display_name":"Queue Based Memory Management Unit for Heterogeneous MPSoCs","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2945719574","doi":"https://doi.org/10.23919/date.2019.8715129","mag":"2945719574"},"language":"en","primary_location":{"id":"doi:10.23919/date.2019.8715129","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8715129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055093457","display_name":"Robert Wittig","orcid":"https://orcid.org/0000-0002-6710-6948"},"institutions":[{"id":"https://openalex.org/I2800474387","display_name":"Vodafone (Portugal)","ror":"https://ror.org/00y7x8f51","country_code":"PT","type":"company","lineage":["https://openalex.org/I2800474387","https://openalex.org/I74316835"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Robert Wittig","raw_affiliation_strings":["Vodafone Chair for Mobile Communications Systems, Technical University, Dresden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vodafone Chair for Mobile Communications Systems, Technical University, Dresden","institution_ids":["https://openalex.org/I2800474387"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077775088","display_name":"Mattis Hasler","orcid":"https://orcid.org/0000-0001-7979-674X"},"institutions":[{"id":"https://openalex.org/I2800474387","display_name":"Vodafone (Portugal)","ror":"https://ror.org/00y7x8f51","country_code":"PT","type":"company","lineage":["https://openalex.org/I2800474387","https://openalex.org/I74316835"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Mattis Hasler","raw_affiliation_strings":["Vodafone Chair for Mobile Communications Systems, Technical University, Dresden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vodafone Chair for Mobile Communications Systems, Technical University, Dresden","institution_ids":["https://openalex.org/I2800474387"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060536506","display_name":"Emil Mat\u00fa\u0161","orcid":"https://orcid.org/0000-0002-2150-7201"},"institutions":[{"id":"https://openalex.org/I2800474387","display_name":"Vodafone (Portugal)","ror":"https://ror.org/00y7x8f51","country_code":"PT","type":"company","lineage":["https://openalex.org/I2800474387","https://openalex.org/I74316835"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Emil Matus","raw_affiliation_strings":["Vodafone Chair for Mobile Communications Systems, Technical University, Dresden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vodafone Chair for Mobile Communications Systems, Technical University, Dresden","institution_ids":["https://openalex.org/I2800474387"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022117288","display_name":"Gerhard Fettweis","orcid":"https://orcid.org/0000-0003-4622-1311"},"institutions":[{"id":"https://openalex.org/I2800474387","display_name":"Vodafone (Portugal)","ror":"https://ror.org/00y7x8f51","country_code":"PT","type":"company","lineage":["https://openalex.org/I2800474387","https://openalex.org/I74316835"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Gerhard Fettweis","raw_affiliation_strings":["Vodafone Chair for Mobile Communications Systems, Technical University, Dresden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vodafone Chair for Mobile Communications Systems, Technical University, Dresden","institution_ids":["https://openalex.org/I2800474387"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2800474387"],"apc_list":null,"apc_paid":null,"fwci":1.3016,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.82010808,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1297","last_page":"1300"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.818468451499939},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5928770303726196},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.520929753780365},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.503879964351654},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49671393632888794},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4941759407520294},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4898974299430847},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4819083511829376},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.46863389015197754},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4365057051181793},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.41269451379776},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41233164072036743},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3562384247779846},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.24446111917495728},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2321690320968628},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20374464988708496}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.818468451499939},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5928770303726196},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.520929753780365},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.503879964351654},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49671393632888794},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4941759407520294},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4898974299430847},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4819083511829376},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.46863389015197754},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4365057051181793},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.41269451379776},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41233164072036743},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3562384247779846},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.24446111917495728},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2321690320968628},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20374464988708496},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2019.8715129","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8715129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320327207","display_name":"Electronic Components and Systems for European Leadership","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1972238623","https://openalex.org/W1974927420","https://openalex.org/W1985134546","https://openalex.org/W2038679012","https://openalex.org/W2056970205","https://openalex.org/W2098361319","https://openalex.org/W2110195531","https://openalex.org/W2132829148","https://openalex.org/W2528553838","https://openalex.org/W2626333215","https://openalex.org/W2757501351","https://openalex.org/W2778483589","https://openalex.org/W3144433480","https://openalex.org/W4233983581","https://openalex.org/W4236433846","https://openalex.org/W6727683915"],"related_works":["https://openalex.org/W1512842870","https://openalex.org/W86735328","https://openalex.org/W1549566111","https://openalex.org/W2119768925","https://openalex.org/W2070949616","https://openalex.org/W2007476635","https://openalex.org/W3167332351","https://openalex.org/W2034180113","https://openalex.org/W2040612322","https://openalex.org/W2945719574"],"abstract_inverted_index":{"Sharing":[0],"tightly":[1,58],"coupled":[2,59],"memory":[3,47,60,67,92],"in":[4,34],"a":[5,9,32,44,65],"multiprocessor":[6],"system-on-chip":[7],"is":[8],"promising":[10],"approach":[11,74],"to":[12,20,81],"improve":[13],"the":[14,22,52,62,77,87],"programming":[15],"flexibility":[16,63,88],"as":[17,19],"well":[18],"ease":[21],"constraints":[23],"imposed":[24],"by":[25],"area":[26],"and":[27,94],"power.":[28],"However,":[29],"it":[30],"poses":[31],"challenge":[33],"terms":[35],"of":[36,56,64],"access":[37,55],"latency.":[38],"In":[39],"this":[40],"paper,":[41],"we":[42],"present":[43],"queue":[45],"based":[46],"management":[48,68],"unit":[49],"which":[50],"combines":[51],"low":[53],"latency":[54],"shared":[57],"with":[61,90],"traditional":[66],"unit.":[69],"Our":[70],"passive":[71],"conflict":[72],"detection":[73],"significantly":[75],"reduces":[76],"critical":[78],"path":[79],"compared":[80],"previously":[82],"proposed":[83],"methods":[84],"while":[85],"preserving":[86],"associated":[89],"dynamic":[91],"allocation":[93],"heterogeneous":[95],"data":[96],"widths.":[97]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}