{"id":"https://openalex.org/W2945360827","doi":"https://doi.org/10.23919/date.2019.8715128","title":"Seamless SoC Verification Using Virtual Platforms: An Industrial Case Study","display_name":"Seamless SoC Verification Using Virtual Platforms: An Industrial Case Study","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2945360827","doi":"https://doi.org/10.23919/date.2019.8715128","mag":"2945360827"},"language":"en","primary_location":{"id":"doi:10.23919/date.2019.8715128","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8715128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037212268","display_name":"Kyungsu Kang","orcid":"https://orcid.org/0000-0002-6955-578X"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyungsu Kang","raw_affiliation_strings":["Design Technology Team, Memory Business, Samsung Electronics, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology Team, Memory Business, Samsung Electronics, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100681612","display_name":"Sang\u2010Ho Park","orcid":"https://orcid.org/0000-0002-0228-2713"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sangho Park","raw_affiliation_strings":["Design Technology Team, Memory Business, Samsung Electronics, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology Team, Memory Business, Samsung Electronics, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042731724","display_name":"Byeongwook Bae","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byeongwook Bae","raw_affiliation_strings":["Design Technology Team, Memory Business, Samsung Electronics, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology Team, Memory Business, Samsung Electronics, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109273722","display_name":"Jungyun Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jungyun Choi","raw_affiliation_strings":["Design Technology Team, Memory Business, Samsung Electronics, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology Team, Memory Business, Samsung Electronics, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080417483","display_name":"SungGil Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"SungGil Lee","raw_affiliation_strings":["Design Technology Team, Memory Business, Samsung Electronics, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology Team, Memory Business, Samsung Electronics, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078060582","display_name":"Byunghoon Lee","orcid":"https://orcid.org/0000-0002-8686-1535"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byunghoon Lee","raw_affiliation_strings":["Design Technology Team, Memory Business, Samsung Electronics, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology Team, Memory Business, Samsung Electronics, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018377743","display_name":"Jong-Bae Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jong-Bae Lee","raw_affiliation_strings":["Design Technology Team, Memory Business, Samsung Electronics, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology Team, Memory Business, Samsung Electronics, Korea","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":1.2337,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77406282,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1204","last_page":"1205"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.870042622089386},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8190418481826782},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.797137975692749},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6868143081665039},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6119901537895203},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6052124500274658},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.5353015065193176},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5213286280632019},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5202523469924927},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.507932722568512},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.48490244150161743},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45414045453071594},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39127033948898315},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27590450644493103},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.18268167972564697},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.11501273512840271}],"concepts":[{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.870042622089386},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8190418481826782},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.797137975692749},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6868143081665039},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6119901537895203},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6052124500274658},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.5353015065193176},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5213286280632019},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5202523469924927},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.507932722568512},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.48490244150161743},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45414045453071594},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39127033948898315},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27590450644493103},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.18268167972564697},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.11501273512840271},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2019.8715128","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8715128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2535719568","https://openalex.org/W1985271980","https://openalex.org/W2401743419","https://openalex.org/W2165346564","https://openalex.org/W2028386630","https://openalex.org/W2023981731","https://openalex.org/W2347866114","https://openalex.org/W2116517177","https://openalex.org/W2044903879","https://openalex.org/W2166358658"],"abstract_inverted_index":{"As":[0],"SoC":[1,40],"(System-on-Chip)":[2],"complexity":[3],"continues":[4],"to":[5,19,27],"increase,":[6],"function/performance":[7],"verification":[8,70],"is":[9],"required":[10],"in":[11,78],"the":[12,21,30,67,79,89],"middle":[13],"of":[14,93],"design":[15,31,76],"process":[16],"(before":[17],"tape-out)":[18],"reduce":[20],"possible":[22],"risks":[23],"ranging":[24],"from":[25],"over-design":[26],"non-compliance":[28],"with":[29],"specifications.":[32],"In":[33],"this":[34,86],"paper,":[35],"we":[36],"propose":[37],"a":[38,46],"seamless":[39],"verification.":[41],"The":[42],"proposed":[43],"methodology":[44],"exploits":[45],"modern":[47],"virtual":[48],"platform":[49],"(VP)":[50],"technology":[51],"which":[52],"can":[53,71],"combine":[54],"high-level":[55],"C++":[56],"firmware,":[57],"timing-accurate":[58],"SystemC":[59],"models,":[60],"and":[61,91],"RTL":[62],"(register-transfer":[63],"level)":[64],"designs.":[65],"Thus,":[66],"full-chip":[68],"level":[69],"be":[72],"done":[73],"at":[74],"any":[75],"stages":[77],"whole":[80],"development":[81],"process.":[82],"With":[83],"experimental":[84],"results,":[85],"paper":[87],"shows":[88],"benefits":[90],"lessons":[92],"using":[94],"VPs.":[95]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}