{"id":"https://openalex.org/W2944847443","doi":"https://doi.org/10.23919/date.2019.8714939","title":"SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars","display_name":"SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2944847443","doi":"https://doi.org/10.23919/date.2019.8714939","mag":"2944847443"},"language":"en","primary_location":{"id":"doi:10.23919/date.2019.8714939","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8714939","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044448893","display_name":"Valerio Tenace","orcid":"https://orcid.org/0000-0001-7339-6913"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Valerio Tenace","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076345056","display_name":"Roberto Giorgio Rizzo","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Roberto G. Rizzo","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074456876","display_name":"Debjyoti Bhattacharjee","orcid":"https://orcid.org/0000-0001-6561-8934"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Debjyoti Bhattacharjee","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089860351","display_name":"Anupam Chattopadhyay","orcid":"https://orcid.org/0000-0002-8818-6983"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Anupam Chattopadhyay","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034581393","display_name":"Andrea Calimera","orcid":"https://orcid.org/0000-0001-5881-3811"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Calimera","raw_affiliation_strings":["Department of Control and Computer Engineering, Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Control and Computer Engineering, Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"372","last_page":"377"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7470541000366211},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5797092318534851},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5673706531524658},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5565516352653503},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5308913588523865},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5182157158851624},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.4923323392868042},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.487954318523407},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.474041223526001},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4416998326778412},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.42598459124565125},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.4243253469467163},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4025840759277344},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36363452672958374},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3338257074356079},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1711350381374359}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7470541000366211},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5797092318534851},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5673706531524658},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5565516352653503},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5308913588523865},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5182157158851624},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.4923323392868042},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.487954318523407},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.474041223526001},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4416998326778412},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.42598459124565125},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.4243253469467163},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4025840759277344},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36363452672958374},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3338257074356079},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1711350381374359},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2019.8714939","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8714939","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2004449536","https://openalex.org/W2036687738","https://openalex.org/W2081729575","https://openalex.org/W2112181056","https://openalex.org/W2162651880","https://openalex.org/W2268392721","https://openalex.org/W2407339173","https://openalex.org/W2538818567","https://openalex.org/W2546945562","https://openalex.org/W2552406889","https://openalex.org/W2553915786","https://openalex.org/W2612905056","https://openalex.org/W2765894485","https://openalex.org/W2772943299","https://openalex.org/W2798307830","https://openalex.org/W2884536602","https://openalex.org/W4253978541","https://openalex.org/W4292169167","https://openalex.org/W6746106441"],"related_works":["https://openalex.org/W1553855433","https://openalex.org/W1488117239","https://openalex.org/W1792381030","https://openalex.org/W1966764473","https://openalex.org/W2789662562","https://openalex.org/W3003094660","https://openalex.org/W1995135231","https://openalex.org/W2165536088","https://openalex.org/W1552215787","https://openalex.org/W1995425391"],"abstract_inverted_index":{"A":[0],"Memristor":[1],"is":[2,210],"a":[3,10,20,97,111,120,132,139,230],"two-terminal":[4],"device":[5],"that":[6,32,76,96,137,207],"can":[7,104],"serve":[8],"as":[9,156],"non-volatile":[11],"memory":[12],"element":[13],"with":[14,119,131],"built-in":[15],"logic":[16,30,41,80,102,116,141],"capabilities.":[17],"Arranged":[18],"in":[19,217,222],"crossbar":[21,154],"structure,":[22],"memristive":[23,193],"arrays":[24],"allow":[25],"to":[26,34,53,62,157,165,212],"represent":[27],"complex":[28,140],"Boolean":[29,79,145,190],"functions":[31,81,148,191],"adhere":[33],"the":[35,47,93,153,172,223,227],"logic-in-memory":[36],"paradigm,":[37],"where":[38],"data":[39],"and":[40,56,65,88,99,178,186,203],"gates":[42],"are":[43,60,129,149],"glued":[44],"together":[45],"on":[46,125,152,192,198],"same":[48],"piece":[49],"of":[50,85,175,189,219,229],"hardware.":[51],"Needless":[52],"say,":[54],"novel":[55,112],"ad-hoc":[57],"CAD":[58],"solutions":[59],"required":[61],"achieve":[63],"practical":[64],"feasible":[66],"hardware":[67],"implementations.":[68],"Existing":[69],"techniques":[70,216],"aim":[71],"at":[72,226],"optimal":[73],"mapping":[74,122,181,188],"strategies":[75],"account":[77],"for":[78],"described":[82],"by":[83],"means":[84],"2-input":[86],"NOR":[87],"NOT":[89],"gates,":[90],"thus":[91,170],"overlooking":[92],"optimization":[94],"capabilities":[95],"smart":[98],"dedicated":[100,121],"technology-aware":[101],"synthesis":[103,117,136],"provide.":[105],"In":[106],"this":[107],"paper,":[108],"we":[109],"introduce":[110],"library-free":[113],"supergate-aided":[114],"(SAID)":[115],"approach":[118],"strategy":[123],"tailored":[124],"MAGIC":[126],"crossbars.":[127,194],"Supergates":[128],"obtained":[130,197],"Look-Up":[133],"Table":[134],"(LUT)-based":[135],"splits":[138],"network":[142],"into":[143],"smaller":[144],"functions.":[146],"Those":[147],"then":[150],"mapped":[151],"array":[155],"minimize":[158],"latency.":[159],"The":[160],"proposed":[161],"SAID":[162],"flow":[163],"allows":[164],"(i)":[166],"maximize":[167],"supergate-level":[168],"parallelism,":[169],"reducing":[171],"total":[173],"number":[174],"computing":[176],"cycles,":[177],"(ii)":[179],"relax":[180],"constraints,":[182],"allowing":[183],"an":[184],"easy":[185],"fast":[187],"Experimental":[195],"results":[196],"several":[199],"benchmarks":[200],"from":[201],"ISCAS'85":[202],"IWLS'93":[204],"suites":[205],"demonstrate":[206],"our":[208],"solution":[209],"capable":[211],"outperform":[213],"other":[214],"state-of-the-art":[215],"terms":[218],"speedup":[220],"(3.89\u00d7":[221],"best":[224],"case),":[225],"expense":[228],"very":[231],"low":[232],"area":[233],"overhead.":[234]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}