{"id":"https://openalex.org/W2946413320","doi":"https://doi.org/10.23919/date.2019.8714926","title":"Scratchpad Memories with Ownership","display_name":"Scratchpad Memories with Ownership","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2946413320","doi":"https://doi.org/10.23919/date.2019.8714926","mag":"2946413320"},"language":"en","primary_location":{"id":"doi:10.23919/date.2019.8714926","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8714926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://orbit.dtu.dk/en/publications/60f17772-01c4-496f-9529-db41052d6ed9","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083205602","display_name":"Martin Schoeberl","orcid":"https://orcid.org/0000-0003-2366-382X"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Martin Schoeberl","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080745936","display_name":"T\u00f3rur Biskopst\u00f8 Str\u00f8m","orcid":"https://orcid.org/0000-0002-7126-608X"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Torur Biskopsto Strom","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025835419","display_name":"Oktay Baris","orcid":null},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Oktay Baris","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055051850","display_name":"Jens Spars\u00f8","orcid":"https://orcid.org/0000-0002-0961-9438"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Jens Sparso","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I96673099"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1216","last_page":"1221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8444955348968506},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7197294235229492},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6100953221321106},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5434929728507996},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.520495593547821},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5119291543960571},{"id":"https://openalex.org/keywords/data-sharing","display_name":"Data sharing","score":0.48457157611846924},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.43913349509239197},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39782577753067017},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.377269983291626},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34759682416915894},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3242732286453247},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2677382230758667},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.23183202743530273},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.1506938934326172},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.1127963662147522}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8444955348968506},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7197294235229492},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6100953221321106},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5434929728507996},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.520495593547821},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5119291543960571},{"id":"https://openalex.org/C2779965156","wikidata":"https://www.wikidata.org/wiki/Q5227350","display_name":"Data sharing","level":3,"score":0.48457157611846924},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.43913349509239197},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39782577753067017},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.377269983291626},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34759682416915894},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3242732286453247},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2677382230758667},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.23183202743530273},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.1506938934326172},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.1127963662147522},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date.2019.8714926","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8714926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/60f17772-01c4-496f-9529-db41052d6ed9","is_oa":true,"landing_page_url":"https://orbit.dtu.dk/en/publications/60f17772-01c4-496f-9529-db41052d6ed9","pdf_url":null,"source":{"id":"https://openalex.org/S4306400705","display_name":"Technical University of Denmark, DTU Orbit (Technical University of Denmark, DTU)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I96673099","host_organization_name":"Technical University of Denmark","host_organization_lineage":["https://openalex.org/I96673099"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Schoeberl , M , Str\u00f8m , T B , Baris , O & Spars\u00f8 , J 2019 , Scratchpad Memories with Ownership . in Proceedings of 2019 Design, Automation & Test in Europe Conference & Exhibition . IEEE , Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition , pp. 1216-1221 . https://doi.org/10.23919/DATE.2019.8714926","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:publications/60f17772-01c4-496f-9529-db41052d6ed9","is_oa":true,"landing_page_url":"https://orbit.dtu.dk/en/publications/60f17772-01c4-496f-9529-db41052d6ed9","pdf_url":null,"source":{"id":"https://openalex.org/S4306400705","display_name":"Technical University of Denmark, DTU Orbit (Technical University of Denmark, DTU)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I96673099","host_organization_name":"Technical University of Denmark","host_organization_lineage":["https://openalex.org/I96673099"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Schoeberl , M , Str\u00f8m , T B , Baris , O & Spars\u00f8 , J 2019 , Scratchpad Memories with Ownership . in Proceedings of 2019 Design, Automation & Test in Europe Conference & Exhibition . IEEE , Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition , pp. 1216-1221 . https://doi.org/10.23919/DATE.2019.8714926","raw_type":"contributionToPeriodical"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W127832958","https://openalex.org/W1978054178","https://openalex.org/W1983394510","https://openalex.org/W2029279820","https://openalex.org/W2056495253","https://openalex.org/W2111223421","https://openalex.org/W2122833539","https://openalex.org/W2123470671","https://openalex.org/W2149590159","https://openalex.org/W2154213129","https://openalex.org/W2158116338","https://openalex.org/W2163234005","https://openalex.org/W2163270257","https://openalex.org/W2167631583","https://openalex.org/W2243401107","https://openalex.org/W2536355481","https://openalex.org/W2783090121","https://openalex.org/W2787364211","https://openalex.org/W2793651583","https://openalex.org/W2896182679","https://openalex.org/W3145162387","https://openalex.org/W4237039059","https://openalex.org/W4255804920","https://openalex.org/W6605219333","https://openalex.org/W6690599928"],"related_works":["https://openalex.org/W2135766592","https://openalex.org/W2090213052","https://openalex.org/W3216777841","https://openalex.org/W2105141138","https://openalex.org/W1797968800","https://openalex.org/W4291186713","https://openalex.org/W1965261831","https://openalex.org/W2953079396","https://openalex.org/W2775238449","https://openalex.org/W2500568371"],"abstract_inverted_index":{"A":[0,109],"multicore":[1,21,183],"processor":[2],"for":[3,62,73],"real-time":[4],"systems":[5],"needs":[6],"a":[7,52,57,126,140,160],"time-predictable":[8,63],"way":[9],"to":[10,49,79,93,118,125,139,155],"communicate":[11],"data":[12,24],"between":[13,65],"different":[14,18,91,141,169],"threads":[15],"running":[16],"on":[17,90],"cores.":[19,66],"Standard":[20],"processors":[22],"support":[23],"sharing":[25,39],"with":[26],"shared":[27,58,81],"main":[28],"memory":[29,60,158],"backed":[30],"up":[31],"by":[32,104,168],"caches":[33],"and":[34,171],"cache":[35],"coherence":[36],"protocol.":[37],"This":[38,83],"solution":[40],"is":[41],"hardly":[42],"time":[43,124],"predictable":[44],"nor":[45],"does":[46],"it":[47],"scale":[48],"more":[50],"than":[51],"few":[53],"cores.This":[54],"paper":[55],"presents":[56],"scratchpad":[59],"(SPM)":[61],"communication":[64,146],"The":[67,130],"base":[68],"architecture":[69,103,179],"uses":[70],"time-division":[71],"multiplexing":[72],"the":[74,77,80,85,105,113,119,122,133,177,181],"arbitration":[75],"of":[76,87,97,107,132,147,162],"access":[78,117,123],"SPM.":[82,114],"allows":[84],"timing":[86],"programs":[88],"executing":[89],"cores":[92,170],"be":[94,137,166],"completely":[95],"independent":[96],"each":[98],"other.":[99],"We":[100,175],"extend":[101],"this":[102,157],"notion":[106],"ownership.":[108],"core":[110],"can":[111,135,165],"own":[112],"Having":[115],"exclusive":[116],"SPM":[120,134],"reduces":[121],"single":[127],"clock":[128],"cycle.":[129],"ownership":[131],"then":[136],"transferred":[138,172],"core,":[142],"implementing":[143],"low":[144],"latency":[145],"bulk":[148],"data.":[149],"As":[150],"an":[151],"extension,":[152],"we":[153],"propose":[154],"organize":[156],"as":[159,173],"pool":[161],"SPMs":[163],"that":[164],"owned":[167],"needed.":[174],"evaluate":[176],"proposed":[178],"within":[180],"T-CREST":[182],"architecture.":[184]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}