{"id":"https://openalex.org/W2946425272","doi":"https://doi.org/10.23919/date.2019.8714849","title":"A Mixed-Height Standard Cell Placement Flow for Digital Circuit Block","display_name":"A Mixed-Height Standard Cell Placement Flow for Digital Circuit Block","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2946425272","doi":"https://doi.org/10.23919/date.2019.8714849","mag":"2946425272"},"language":"en","primary_location":{"id":"doi:10.23919/date.2019.8714849","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8714849","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004618999","display_name":"Yicheng Zhao","orcid":"https://orcid.org/0000-0003-4389-6057"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yi-Cheng Zhao","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068548563","display_name":"Yu-Chieh Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Chieh Lin","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073705099","display_name":"Ting-Chi Wang","orcid":"https://orcid.org/0000-0002-3435-0418"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]},{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Chi Wang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","Realtek Semiconductor Corp., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Realtek Semiconductor Corp., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028169336","display_name":"Ting-Hsiung Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]},{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Hsiung Wang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","Realtek Semiconductor Corp., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Realtek Semiconductor Corp., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004865284","display_name":"Yun-Ru Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yun-Ru Wu","raw_affiliation_strings":["Realtek Semiconductor Corp., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corp., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112495926","display_name":"Hsin\u2010Chang Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsin-Chang Lin","raw_affiliation_strings":["Realtek Semiconductor Corp., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corp., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057687376","display_name":"Shu-Yi Kao","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Yi Kao","raw_affiliation_strings":["Realtek Semiconductor Corp., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corp., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5004618999"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.2411,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.54054042,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"328","last_page":"331"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.6873918771743774},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6654113531112671},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.614172101020813},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.5168586373329163},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5076378583908081},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4286869466304779},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2293303906917572},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.114190012216568},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09591338038444519},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07536706328392029}],"concepts":[{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.6873918771743774},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6654113531112671},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.614172101020813},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.5168586373329163},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5076378583908081},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4286869466304779},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2293303906917572},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.114190012216568},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09591338038444519},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07536706328392029},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2019.8714849","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8714849","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2077021817","https://openalex.org/W2082354275","https://openalex.org/W2089923519","https://openalex.org/W2121564430","https://openalex.org/W4252332481","https://openalex.org/W7028615529"],"related_works":["https://openalex.org/W2787993192","https://openalex.org/W2889102485","https://openalex.org/W2503825388","https://openalex.org/W2372403409","https://openalex.org/W2158269427","https://openalex.org/W4381280689","https://openalex.org/W3033859939","https://openalex.org/W2363954022","https://openalex.org/W2847365777","https://openalex.org/W2085308054"],"abstract_inverted_index":{"In":[0,34],"this":[1,25],"paper,":[2],"we":[3,38],"present":[4],"a":[5,30,40],"mixed-height":[6],"standard":[7],"cell":[8],"placement":[9,36,42,63],"flow":[10,28],"for":[11],"digital":[12],"circuit":[13],"blocks.":[14],"To":[15],"our":[16,35,62],"best":[17],"knowledge,":[18],"commercial":[19,41],"tools":[20],"currently":[21],"do":[22],"not":[23],"support":[24],"type":[26],"of":[27,61],"in":[29],"fully":[31],"automated":[32],"manner.":[33],"flow,":[37],"leverage":[39],"tool":[43],"and":[44],"integrate":[45],"it":[46],"with":[47],"several":[48],"new":[49],"point":[50],"tools.":[51],"Promising":[52],"experimental":[53],"results":[54],"are":[55],"reported":[56],"to":[57],"demonstrate":[58],"the":[59],"efficacy":[60],"flow.":[64]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-03-12T06:13:28.667946","created_date":"2025-10-10T00:00:00"}