{"id":"https://openalex.org/W2945053208","doi":"https://doi.org/10.23919/date.2019.8714828","title":"Review of Methodologies for Pre- and Post-Silicon Analog Verification in Mixed-Signal SOCs","display_name":"Review of Methodologies for Pre- and Post-Silicon Analog Verification in Mixed-Signal SOCs","publication_year":2019,"publication_date":"2019-03-01","ids":{"openalex":"https://openalex.org/W2945053208","doi":"https://doi.org/10.23919/date.2019.8714828","mag":"2945053208"},"language":"en","primary_location":{"id":"doi:10.23919/date.2019.8714828","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8714828","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029270525","display_name":"Georges Gielen","orcid":"https://orcid.org/0000-0002-4061-9428"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Georges Gielen","raw_affiliation_strings":["Dept. Electrical Engineering, KU Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Dept. Electrical Engineering, KU Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066688200","display_name":"Nektar Xama","orcid":"https://orcid.org/0000-0001-5286-1759"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Nektar Xama","raw_affiliation_strings":["Dept. Electrical Engineering, KU Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Dept. Electrical Engineering, KU Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089507481","display_name":"Karthik Ganesan","orcid":"https://orcid.org/0000-0002-7559-0928"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karthik Ganesan","raw_affiliation_strings":["Dept. Computer Science, Stanford University, California, USA"],"affiliations":[{"raw_affiliation_string":"Dept. Computer Science, Stanford University, California, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subhasish Mitra","raw_affiliation_strings":["Dept. Computer Science, Stanford University, California, USA"],"affiliations":[{"raw_affiliation_string":"Dept. Computer Science, Stanford University, California, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5029270525"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":3.8523,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.939473,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1006","last_page":"1009"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6883792281150818},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.575370192527771},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4991037845611572},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.44466838240623474},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4232249855995178},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.41174018383026123},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33952903747558594},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.2559944987297058},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2183254361152649},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2147613763809204},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1736096441745758},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0885327160358429}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6883792281150818},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.575370192527771},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4991037845611572},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.44466838240623474},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4232249855995178},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.41174018383026123},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33952903747558594},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2559944987297058},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2183254361152649},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2147613763809204},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1736096441745758},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0885327160358429},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2019.8714828","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2019.8714828","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1546575095","https://openalex.org/W1993240518","https://openalex.org/W2051394218","https://openalex.org/W2086376934","https://openalex.org/W2089828930","https://openalex.org/W2119318133","https://openalex.org/W2148298545","https://openalex.org/W2158302200","https://openalex.org/W2158381251","https://openalex.org/W2163273273","https://openalex.org/W2345780204","https://openalex.org/W2505960287","https://openalex.org/W2613449720","https://openalex.org/W2791475545","https://openalex.org/W2964039708","https://openalex.org/W3147832535","https://openalex.org/W3152377782","https://openalex.org/W6632754609","https://openalex.org/W6683671720","https://openalex.org/W6724525279"],"related_works":["https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2125423773","https://openalex.org/W2392009442","https://openalex.org/W2155685366","https://openalex.org/W2142443274","https://openalex.org/W13556768","https://openalex.org/W1607309093","https://openalex.org/W2912613323"],"abstract_inverted_index":{"The":[0],"integration":[1],"of":[2,18,34,56,70,94],"increasingly":[3],"more":[4,12],"complex":[5],"and":[6,21,37,82,98,113,130],"heterogeneous":[7],"SOCs":[8,42],"results":[9],"in":[10,128],"ever":[11],"complicated":[13],"demands":[14],"for":[15,91,104],"the":[16,19,35,52,88],"verification":[17,97],"system":[20],"its":[22],"underlying":[23],"subsystems.":[24],"Pre-silicon":[25],"design":[26],"validation":[27,112],"as":[28,30,46],"well":[29],"post-silicon":[31],"test":[32,114],"generation":[33],"analog":[36,105,129],"mixed-signal":[38,131],"(AMS)":[39],"subsystems":[40,48],"within":[41],"proves":[43],"extremely":[44],"challenging":[45],"these":[47,126],"do":[49],"not":[50],"share":[51],"formal":[53,96,118],"description":[54],"potential":[55],"their":[57],"digital":[58,92],"counterparts.":[59],"Several":[60],"methods":[61],"have":[62],"been":[63],"developed":[64],"to":[65,87,110],"cope":[66],"with":[67],"this":[68],"lack":[69],"formalization":[71],"during":[72],"AMS":[73],"pre-silicon":[74],"validation,":[75],"including":[76],"model":[77],"checkers,":[78],"affine":[79],"arithmetic":[80],"formalisms":[81],"equivalence":[83],"checkers.":[84],"However,":[85],"contrary":[86],"industrial":[89],"practice":[90,103],"circuits":[93,106],"using":[95],"ATPG":[99],"tools,":[100],"common":[101],"industry":[102],"still":[107],"largely":[108],"defaults":[109],"simulation-based":[111],"generation.":[115],"A":[116],"new":[117],"digital-inspired":[119],"technique,":[120],"called":[121],"AMS-QED,":[122],"can":[123],"potentially":[124],"solve":[125],"issues":[127],"verification.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}