{"id":"https://openalex.org/W2796470122","doi":"https://doi.org/10.23919/date.2018.8342276","title":"Smart instruction codes for in-memory computing architectures compatible with standard SRAM interfaces","display_name":"Smart instruction codes for in-memory computing architectures compatible with standard SRAM interfaces","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2796470122","doi":"https://doi.org/10.23919/date.2018.8342276","mag":"2796470122"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342276","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://cea.hal.science/cea-01757656","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090261822","display_name":"Maha Kooli","orcid":"https://orcid.org/0000-0003-3594-8371"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Maha Kooli","raw_affiliation_strings":["Univ. Grenoble Alpes, LETI, Grenoble"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, LETI, Grenoble","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074051956","display_name":"Henri\u2010Pierre Charles","orcid":"https://orcid.org/0000-0002-0119-0446"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Henri-Pierre Charles","raw_affiliation_strings":["Univ. Grenoble Alpes, LIST, Grenoble"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, LIST, Grenoble","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009210271","display_name":"Cl\u00e9ment Touzet","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Clement Touzet","raw_affiliation_strings":["Univ. Grenoble Alpes, LETI, Grenoble"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, LETI, Grenoble","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053227652","display_name":"Bastien Giraud","orcid":"https://orcid.org/0000-0002-1183-6685"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bastien Giraud","raw_affiliation_strings":["Univ. Grenoble Alpes, LETI, Grenoble"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, LETI, Grenoble","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103229664","display_name":"Jean-Philippe No\u00ebl","orcid":"https://orcid.org/0000-0001-5215-6718"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Philippe Noel","raw_affiliation_strings":["Univ. Grenoble Alpes, LETI, Grenoble"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes, LETI, Grenoble","institution_ids":["https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5090261822"],"corresponding_institution_ids":["https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":2.102,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.86545119,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1634","last_page":"1639"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8462224006652832},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7075803279876709},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6140730977058411},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5435913801193237},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5090658068656921},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4838356077671051},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.4791490435600281},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.456563800573349},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.4455467462539673},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4432866871356964},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4416210353374481},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4192831218242645},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3687581419944763},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.30327096581459045},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2923738956451416},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26278847455978394},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.08678314089775085}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8462224006652832},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7075803279876709},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6140730977058411},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5435913801193237},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5090658068656921},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4838356077671051},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.4791490435600281},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.456563800573349},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.4455467462539673},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4432866871356964},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4416210353374481},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4192831218242645},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3687581419944763},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.30327096581459045},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2923738956451416},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26278847455978394},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.08678314089775085},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.23919/date.2018.8342276","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:cea-01757656v1","is_oa":true,"landing_page_url":"https://cea.hal.science/cea-01757656","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design, Automation and Test in Europe, Mar 2018, Dresde, Germany","raw_type":"Conference papers"},{"id":"pmh:oai:HAL:cea-01757665v1","is_oa":true,"landing_page_url":"https://cea.hal.science/cea-01757665","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2018","raw_type":"Other publications"}],"best_oa_location":{"id":"pmh:oai:HAL:cea-01757656v1","is_oa":true,"landing_page_url":"https://cea.hal.science/cea-01757656","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design, Automation and Test in Europe, Mar 2018, Dresde, Germany","raw_type":"Conference papers"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1540202708","https://openalex.org/W2025789985","https://openalex.org/W2092324191","https://openalex.org/W2112547256","https://openalex.org/W2147570207","https://openalex.org/W2331783522","https://openalex.org/W2396622873","https://openalex.org/W2416900089","https://openalex.org/W2554194110","https://openalex.org/W2613569094","https://openalex.org/W2743834391","https://openalex.org/W2766283616","https://openalex.org/W3146874818","https://openalex.org/W7009333154"],"related_works":["https://openalex.org/W1970751325","https://openalex.org/W2993507867","https://openalex.org/W2168550483","https://openalex.org/W3180803030","https://openalex.org/W2143690511","https://openalex.org/W3025845664","https://openalex.org/W2145484885","https://openalex.org/W4225739994","https://openalex.org/W3163143851","https://openalex.org/W2378551620"],"abstract_inverted_index":{"This":[0,18,63],"paper":[1],"presents":[2],"the":[3,35,38,41,54,57],"computing":[4,16,90],"model":[5],"for":[6],"InMemory":[7],"Computing":[8,70],"architecture":[9],"based":[10],"on":[11,72],"SRAM":[12,61],"memory":[13,19,39,44],"that":[14],"embeds":[15],"abilities.":[17],"concept":[20],"offers":[21],"significant":[22],"performance":[23],"gains":[24],"in":[25],"terms":[26],"of":[27],"energy":[28],"consumption":[29],"and":[30,40,81,88],"execution":[31],"time.":[32],"To":[33],"handle":[34],"interaction":[36],"between":[37],"CPU,":[42],"new":[43],"instruction":[45],"codes":[46],"were":[47],"designed.":[48],"These":[49],"instructions":[50,87],"are":[51],"communicated":[52],"by":[53],"CPU":[55,86],"to":[56,67,83],"memory,":[58],"using":[59],"standard":[60],"buses.":[62],"implementation":[64],"allows":[65],"(1)":[66],"embed":[68],"In-Memory":[69],"capabilities":[71],"a":[73],"system":[74],"without":[75],"Instruction":[76],"Set":[77],"Architecture":[78],"(ISA)":[79],"modification,":[80],"(2)":[82],"finely":[84],"interlace":[85],"in-memory":[89],"instructions.":[91]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}