{"id":"https://openalex.org/W2799000927","doi":"https://doi.org/10.23919/date.2018.8342265","title":"Automatic generation of hardware checkers from formal micro-architectural specifications","display_name":"Automatic generation of hardware checkers from formal micro-architectural specifications","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799000927","doi":"https://doi.org/10.23919/date.2018.8342265","mag":"2799000927"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342265","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342265","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103249122","display_name":"Alexander Fedotov","orcid":"https://orcid.org/0000-0002-6199-9052"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Alexander Fedotov","raw_affiliation_strings":["Eindhoven University of Technology"],"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088595514","display_name":"Julien Schmaltz","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Julien Schmaltz","raw_affiliation_strings":["Eindhoven University of Technology"],"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103249122"],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":0.2627,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.49313171,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1568","last_page":"1573"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8322905898094177},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6823773980140686},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6036436557769775},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6026661992073059},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5703280568122864},{"id":"https://openalex.org/keywords/formalism","display_name":"Formalism (music)","score":0.5616726875305176},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.501896858215332},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.48560231924057007},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.4840925931930542},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.46046775579452515},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.45026707649230957},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3887585401535034},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3023052215576172},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.10791841149330139}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8322905898094177},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6823773980140686},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6036436557769775},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6026661992073059},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5703280568122864},{"id":"https://openalex.org/C73301696","wikidata":"https://www.wikidata.org/wiki/Q5469984","display_name":"Formalism (music)","level":3,"score":0.5616726875305176},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.501896858215332},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.48560231924057007},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.4840925931930542},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.46046775579452515},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.45026707649230957},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3887585401535034},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3023052215576172},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.10791841149330139},{"id":"https://openalex.org/C558565934","wikidata":"https://www.wikidata.org/wiki/Q2743","display_name":"Musical","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.23919/date.2018.8342265","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342265","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/52fbcae5-59e5-474f-8cc6-9e296c7b2c19","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/52fbcae5-59e5-474f-8cc6-9e296c7b2c19","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fedotov, A & Schmaltz, J 2018, Automatic generation of hardware checkers from formal micro-architectural specifications. in Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. vol. 2018-January, Institute of Electrical and Electronics Engineers, pp. 1568-1573, 21st Design, Automation and Test in Europe Conference and Exhibition, DATE 2018, Dresden, Germany, 19/03/18. https://doi.org/10.23919/DATE.2018.8342265","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:900839","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=900839","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:library.tue.nl:900839","is_oa":false,"landing_page_url":"http://repository.tue.nl/900839","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:tue:oai:pure.tue.nl:publications/52fbcae5-59e5-474f-8cc6-9e296c7b2c19","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/52fbcae5-59e5-474f-8cc6-9e296c7b2c19","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018, 2018-January, 1568 - 1573","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1575212675","https://openalex.org/W1585721824","https://openalex.org/W1988635830","https://openalex.org/W1995387037","https://openalex.org/W2024390509","https://openalex.org/W2034592364","https://openalex.org/W2046430349","https://openalex.org/W2133598769","https://openalex.org/W2187915755","https://openalex.org/W2522679276","https://openalex.org/W3139271637","https://openalex.org/W3148242158","https://openalex.org/W4251940518","https://openalex.org/W6635191711","https://openalex.org/W6659249404"],"related_works":["https://openalex.org/W2152752131","https://openalex.org/W2171674700","https://openalex.org/W2145025660","https://openalex.org/W1922520186","https://openalex.org/W1544097700","https://openalex.org/W1946493810","https://openalex.org/W1495250406","https://openalex.org/W17088386","https://openalex.org/W2550448639","https://openalex.org/W2391979747"],"abstract_inverted_index":{"To":[0],"manage":[1],"design":[2,15],"complexity,":[3],"high-level":[4,24],"models":[5,25],"are":[6],"used":[7],"to":[8,49,60,92,107,112],"evaluate":[9],"the":[10,27,39,93,99,116,119,122,125,132,142],"functionality":[11],"and":[12,26,95,150],"performance":[13],"of":[14,41,55,74,98,115,118,124,141],"solutions.":[16],"There":[17],"is":[18,59,90,105,129],"a":[19,66,72,84,108],"significant":[20],"gap":[21],"between":[22],"these":[23],"Register":[28],"Transfer":[29],"Level":[30],"(RTL)":[31],"implementations":[32],"actually":[33],"produced":[34],"by":[35,147],"designers.":[36],"We":[37,78],"address":[38],"challenge":[40],"bridging":[42],"this":[43,81],"gap,":[44],"namely,":[45],"relating":[46],"abstract":[47],"specifications":[48],"RTL":[50,100],"implementations.":[51],"An":[52],"important":[53],"feature":[54],"our":[56],"proposed":[57,146],"approach":[58],"support":[61],"non-deterministic":[62,67],"specifications.":[63],"From":[64],"such":[65],"model,":[68],"we":[69],"automatically":[70],"compute":[71],"representation":[73,82],"its":[75],"observable":[76],"behaviour.":[77],"then":[79],"turn":[80],"into":[83,121],"System":[85],"Verilog":[86],"checker.":[87],"The":[88,102],"checker":[89],"connected":[91],"input":[94],"output":[96],"interfaces":[97],"implementation.":[101],"resulting":[103],"combination":[104],"given":[106],"commercial":[109],"EDA":[110],"tool":[111],"prove":[113],"inclusion":[114],"traces":[117,123],"implementation":[120],"specification.":[126],"Our":[127],"method":[128],"implemented":[130],"for":[131],"formal":[133],"micro-architectural":[134],"description":[135],"language":[136],"(MaDL)":[137],"-":[138,149],"an":[139],"extension":[140],"xMAS":[143],"formalism":[144],"originally":[145],"Intel":[148],"exemplified":[151],"on":[152],"several":[153],"examples.":[154]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}