{"id":"https://openalex.org/W2799195867","doi":"https://doi.org/10.23919/date.2018.8342254","title":"In-memory computing using paths-based logic and heterogeneous components","display_name":"In-memory computing using paths-based logic and heterogeneous components","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799195867","doi":"https://doi.org/10.23919/date.2018.8342254","mag":"2799195867"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342254","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://stars.library.ucf.edu/scopus2015/8933","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067109059","display_name":"Alvaro Velasquez","orcid":"https://orcid.org/0000-0001-6757-105X"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alvaro Velasquez","raw_affiliation_strings":["Department of Computer Science, University of Central Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Central Florida","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075978538","display_name":"Sumit Kumar Jha","orcid":"https://orcid.org/0000-0003-0354-2940"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sumit Kumar Jha","raw_affiliation_strings":["Department of Computer Science, University of Central Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Central Florida","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":0.7793,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.61659431,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1512","last_page":"1515"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.791652500629425},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7227537035942078},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.5660325884819031},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.514789342880249},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.509332537651062},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47479763627052307},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4413371980190277},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4387856721878052},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4285014867782593},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.421159565448761},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4174268841743469},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4118184745311737},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37493330240249634},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2886996865272522},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.255858838558197},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22691559791564941},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17341724038124084},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14439010620117188},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08924517035484314}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.791652500629425},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7227537035942078},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.5660325884819031},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.514789342880249},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.509332537651062},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47479763627052307},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4413371980190277},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4387856721878052},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4285014867782593},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.421159565448761},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4174268841743469},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4118184745311737},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37493330240249634},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2886996865272522},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.255858838558197},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22691559791564941},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17341724038124084},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14439010620117188},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08924517035484314},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date.2018.8342254","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-9932","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/8933","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-9932","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/8933","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1819209966","https://openalex.org/W2061071837","https://openalex.org/W2066280488","https://openalex.org/W2074865640","https://openalex.org/W2075496750","https://openalex.org/W2081729575","https://openalex.org/W2122148191","https://openalex.org/W2184708688","https://openalex.org/W2248506981","https://openalex.org/W2511469654"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2082788688","https://openalex.org/W1488117239","https://openalex.org/W1553855433","https://openalex.org/W2051956260","https://openalex.org/W2016936938","https://openalex.org/W2304188393","https://openalex.org/W3129977055","https://openalex.org/W2066280488","https://openalex.org/W2098419840"],"abstract_inverted_index":{"The":[0],"memory-processor":[1],"bottleneck":[2],"and":[3,86],"scaling":[4],"difficulties":[5],"of":[6,16,45,47,54,69,84],"the":[7,43,51,67],"CMOS":[8],"transistor":[9],"have":[10],"given":[11],"rise":[12],"to":[13,19],"a":[14,35,81],"plethora":[15],"research":[17],"initiatives":[18],"overcome":[20],"these":[21,25],"challenges.":[22],"Popular":[23],"among":[24],"is":[26],"in-memory":[27],"crossbar":[28],"computing.":[29],"In":[30],"this":[31,60],"paper,":[32],"we":[33],"propose":[34],"framework":[36],"for":[37],"synthesizing":[38],"logic-in-memory":[39],"circuits":[40,76],"based":[41],"on":[42],"behavior":[44],"paths":[46],"electric":[48],"current":[49],"throughout":[50],"memory.":[52],"Limitations":[53],"using":[55,80],"only":[56],"bidirectional":[57],"components":[58],"with":[59],"approach":[61,71],"are":[62],"also":[63],"established.":[64],"We":[65],"demonstrate":[66],"effectiveness":[68],"our":[70],"by":[72],"generating":[73],"\u03b7-bit":[74],"addition":[75],"that":[77],"can":[78],"compute":[79],"constant":[82],"number":[83],"read":[85],"write":[87],"cycles.":[88]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}