{"id":"https://openalex.org/W2799134255","doi":"https://doi.org/10.23919/date.2018.8342250","title":"Architecture and optimization of associative memories used for the implementation of logic functions based on nanoelectronic 1S1R cells","display_name":"Architecture and optimization of associative memories used for the implementation of logic functions based on nanoelectronic 1S1R cells","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799134255","doi":"https://doi.org/10.23919/date.2018.8342250","mag":"2799134255"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342250","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342250","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033971238","display_name":"Arne Heittmann","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Arne Heittmann","raw_affiliation_strings":["Chair of Integrated Digital Systems and Circuit Design, RWTH-Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Digital Systems and Circuit Design, RWTH-Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103870395","display_name":"Tobias G. Noll","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tobias G. Noll","raw_affiliation_strings":["Chair of Integrated Digital Systems and Circuit Design, RWTH-Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Digital Systems and Circuit Design, RWTH-Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5033971238"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.1308,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4645556,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1496","last_page":"1499"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.8106250762939453},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7044876217842102},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.46997755765914917},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.4580047130584717},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.4387011229991913},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4352869987487793},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4340027868747711},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4196551740169525},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.4176172912120819},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4129719138145447},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41040316224098206},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3993046283721924},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3778228759765625},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3524470329284668},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24806338548660278},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.176743745803833},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.16453427076339722},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12792399525642395},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1266232430934906}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.8106250762939453},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7044876217842102},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.46997755765914917},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.4580047130584717},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.4387011229991913},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4352869987487793},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4340027868747711},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4196551740169525},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.4176172912120819},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4129719138145447},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41040316224098206},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3993046283721924},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3778228759765625},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3524470329284668},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24806338548660278},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.176743745803833},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.16453427076339722},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12792399525642395},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1266232430934906},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date.2018.8342250","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342250","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.rwth-aachen.de:728527","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/search?p=id:%22RWTH-2018-225717%22","pdf_url":null,"source":{"id":"https://openalex.org/S4306401033","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Piscataway, NJ : IEEE 1496-1499 (2018). doi:10.23919/DATE.2018.8342250","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1512154764","https://openalex.org/W1548975601","https://openalex.org/W1554230273","https://openalex.org/W2057529293","https://openalex.org/W2074357625","https://openalex.org/W2146437820","https://openalex.org/W2497419522","https://openalex.org/W2509843886","https://openalex.org/W2758870082","https://openalex.org/W6681989696"],"related_works":["https://openalex.org/W4229452466","https://openalex.org/W2556282987","https://openalex.org/W1499649160","https://openalex.org/W2282934097","https://openalex.org/W2047264287","https://openalex.org/W2104200744","https://openalex.org/W3103704822","https://openalex.org/W2165082655","https://openalex.org/W2769783699","https://openalex.org/W2038111420"],"abstract_inverted_index":{"A":[0],"neuromorphic":[1],"architecture":[2],"based":[3,26,79],"on":[4,27,80],"Binary":[5],"Associative":[6],"memories":[7],"and":[8,38,68],"nanoelectronic":[9],"resistive":[10],"switches":[11],"is":[12,85,114],"proposed":[13],"for":[14],"the":[15,45,50,88,92,118],"realization":[16],"of":[17,22,52,74,95,120],"arbitrary":[18],"logic/arithmetic":[19],"functions.":[20],"Subsets":[21],"non-trivial":[23],"code":[24],"sets":[25],"error":[28],"detecting":[29],"2-out-of-n-codes":[30],"are":[31,104],"thoroughly":[32],"used":[33],"to":[34,43,90],"encode":[35],"operands,":[36],"results,":[37],"intermediate":[39],"states":[40],"in":[41,123],"order":[42],"enhance":[44],"circuit":[46,126],"reliability":[47],"by":[48,60],"mitigating":[49],"impact":[51],"device":[53],"variability.":[54],"2-ary":[55],"functions":[56,101],"can":[57],"be":[58],"implemented":[59],"cascading":[61],"a":[62,65,69,75,110,124],"mixer":[63],"memory,":[64,67],"correlator":[66],"response":[70],"memory.":[71],"By":[72],"introduction":[73],"new":[76],"cost":[77],"function":[78],"class-specific":[81],"word-line-coverage,":[82],"stochastic":[83],"optimization":[84],"applied":[86],"with":[87],"aim":[89],"minimize":[91],"overall":[93],"number":[94],"active":[96],"amplifiers.":[97],"For":[98],"various":[99],"exemplary":[100],"optimized":[102],"architectures":[103],"compared":[105],"against":[106],"solutions":[107],"obtained":[108],"using":[109],"standard-cost":[111],"function.":[112],"It":[113],"especially":[115],"shown":[116],"that":[117],"consideration":[119],"word-line-coverage":[121],"results":[122],"significant":[125],"compaction.":[127]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}