{"id":"https://openalex.org/W2798307830","doi":"https://doi.org/10.23919/date.2018.8342237","title":"Technology-aware logic synthesis for ReRAM based in-memory computing","display_name":"Technology-aware logic synthesis for ReRAM based in-memory computing","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798307830","doi":"https://doi.org/10.23919/date.2018.8342237","mag":"2798307830"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342237","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342237","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074456876","display_name":"Debjyoti Bhattacharjee","orcid":"https://orcid.org/0000-0001-6561-8934"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Debjyoti Bhattacharjee","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023405941","display_name":"Luca Amar\u00f9","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luca Amaru","raw_affiliation_strings":["Synopsys, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089860351","display_name":"Anupam Chattopadhyay","orcid":"https://orcid.org/0000-0002-8818-6983"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Anupam Chattopadhyay","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1435","last_page":"1440"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8607543110847473},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.785912811756134},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7578211426734924},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5865230560302734},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5685145258903503},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5435109734535217},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4757387638092041},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4539113938808441},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.42228081822395325},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22422346472740173},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17146345973014832},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11372369527816772},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09710919857025146},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09080922603607178}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8607543110847473},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.785912811756134},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7578211426734924},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5865230560302734},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5685145258903503},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5435109734535217},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4757387638092041},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4539113938808441},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.42228081822395325},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22422346472740173},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17146345973014832},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11372369527816772},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09710919857025146},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09080922603607178},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342237","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342237","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1977492474","https://openalex.org/W1979191523","https://openalex.org/W1981484129","https://openalex.org/W2004449536","https://openalex.org/W2036687738","https://openalex.org/W2061071837","https://openalex.org/W2090413838","https://openalex.org/W2119748374","https://openalex.org/W2122148191","https://openalex.org/W2127989667","https://openalex.org/W2131023370","https://openalex.org/W2140975144","https://openalex.org/W2286699138","https://openalex.org/W2323986115","https://openalex.org/W2333075449","https://openalex.org/W2345622364","https://openalex.org/W2433160560","https://openalex.org/W2538818567","https://openalex.org/W2556075366","https://openalex.org/W2587895314","https://openalex.org/W2592304361","https://openalex.org/W2602207927","https://openalex.org/W2610405311","https://openalex.org/W2612905056","https://openalex.org/W2913238120","https://openalex.org/W4233747218","https://openalex.org/W6644963087","https://openalex.org/W6672930468"],"related_works":["https://openalex.org/W3005999147","https://openalex.org/W3176428941","https://openalex.org/W3089883684","https://openalex.org/W4232634182","https://openalex.org/W4301187613","https://openalex.org/W2923038022","https://openalex.org/W3008646524","https://openalex.org/W2593506445","https://openalex.org/W2603636614","https://openalex.org/W3137037072"],"abstract_inverted_index":{"Resistive":[0],"RAMs":[1],"(ReRAMs)":[2],"have":[3],"gained":[4],"prominence":[5],"for":[6,36,51,66],"design":[7],"of":[8,70,130],"logic-in-memory":[9],"circuits":[10],"and":[11,21,87],"architectures":[12],"due":[13],"to":[14,80],"fast":[15],"read/write":[16],"speeds,":[17],"high":[18],"endurance,":[19],"density":[20],"logic":[22,45],"operation":[23],"capabilities.":[24],"ReRAM":[25,57,111],"crossbar":[26,58,112,117],"arrays":[27],"allow":[28],"constrained":[29],"bit-level":[30,85],"parallel":[31],"operations.":[32],"In":[33],"this":[34],"paper,":[35],"the":[37,53,67,71,81,84,116,120,128],"first":[38],"time,":[39],"we":[40,123],"propose":[41],"optimization":[42,76],"techniques":[43],"during":[44],"synthesis,":[46],"which":[47],"are":[48],"specifically":[49],"targeted":[50],"leveraging":[52],"parallelism":[54],"offered":[55],"by":[56],"arrays.":[59],"Our":[60],"method":[61],"uses":[62],"Majority-Inverter":[63],"Graph":[64],"(MIG)":[65],"internal":[68],"representation":[69],"Boolean":[72],"functions.":[73],"The":[74,97],"novel":[75],"techniques,":[77],"when":[78],"applied":[79],"MIG,":[82],"exposes":[83],"parallelism,":[86],"is":[88,101],"further":[89],"coupled":[90],"with":[91,132],"an":[92],"efficient":[93],"technology":[94],"mapping":[95],"flow.":[96],"entire":[98],"synthesis":[99],"process":[100],"benchmarked":[102],"exhaustively":[103],"over":[104],"large":[105],"arithmetic":[106],"functions":[107],"using":[108],"a":[109],"representative":[110],"architecture,":[113],"while":[114],"varying":[115],"dimensions.":[118],"For":[119],"hard":[121],"benchmarks,":[122],"obtained":[124],"10%":[125],"reduction":[126,134],"in":[127,135],"number":[129],"nodes":[131],"16%":[133],"delay":[136],"on":[137],"average.":[138]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}