{"id":"https://openalex.org/W2798600617","doi":"https://doi.org/10.23919/date.2018.8342220","title":"EVT-based worst case delay estimation under process variation","display_name":"EVT-based worst case delay estimation under process variation","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798600617","doi":"https://doi.org/10.23919/date.2018.8342220","mag":"2798600617"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342220","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041803182","display_name":"Charalampos Antoniadis","orcid":"https://orcid.org/0000-0002-5902-5240"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Charalampos Antoniadis","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Thessaly, Volos, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041568803","display_name":"Dimitrios Garyfallou","orcid":"https://orcid.org/0000-0001-8616-2366"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Garyfallou","raw_affiliation_strings":["University of Thessaly, Volos, GR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, GR","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008228117","display_name":"Nestor Evmorfopoulos","orcid":"https://orcid.org/0000-0002-6968-0222"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nestor Evmorfopoulos","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Thessaly, Volos, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065041833","display_name":"Georgios Stamoulis","orcid":"https://orcid.org/0000-0001-7248-8197"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Stamoulis","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Thessaly, Volos, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1333","last_page":"1338"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7536770105361938},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6589982509613037},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.632006049156189},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6094004511833191},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5026142597198486},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.483381450176239},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.46367383003234863},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4538723826408386},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4410216808319092},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4403362274169922},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.434325635433197},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42101263999938965},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.41927289962768555},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.41651779413223267},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4164503514766693},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4114343822002411},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3660774827003479},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20568841695785522},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16662320494651794},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14242315292358398},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.12639975547790527}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7536770105361938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6589982509613037},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.632006049156189},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6094004511833191},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5026142597198486},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.483381450176239},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.46367383003234863},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4538723826408386},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4410216808319092},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4403362274169922},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.434325635433197},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42101263999938965},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.41927289962768555},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.41651779413223267},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4164503514766693},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4114343822002411},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3660774827003479},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20568841695785522},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16662320494651794},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14242315292358398},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.12639975547790527},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date.2018.8342220","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/70674","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/70674","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W180252950","https://openalex.org/W1518236483","https://openalex.org/W2001885253","https://openalex.org/W2013978435","https://openalex.org/W2019199024","https://openalex.org/W2036983007","https://openalex.org/W2052999852","https://openalex.org/W2112894859","https://openalex.org/W2122456939","https://openalex.org/W2124018090","https://openalex.org/W2126693329","https://openalex.org/W2130282462","https://openalex.org/W2134944363","https://openalex.org/W2135159456","https://openalex.org/W2140823559","https://openalex.org/W2150073849","https://openalex.org/W2152406824","https://openalex.org/W2153797910","https://openalex.org/W2791971911","https://openalex.org/W2972424502","https://openalex.org/W3133653338","https://openalex.org/W4300546246","https://openalex.org/W4301201397","https://openalex.org/W6659495263","https://openalex.org/W6680216096"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W2145535176","https://openalex.org/W2158805860","https://openalex.org/W4229446324","https://openalex.org/W2525077515","https://openalex.org/W1804063983","https://openalex.org/W2134944363","https://openalex.org/W2034793671","https://openalex.org/W2003625360","https://openalex.org/W2037625031"],"abstract_inverted_index":{"Manufacturing":[0],"process":[1,46],"variation":[2,47],"in":[3,11,16,37,119],"sub-20nm":[4],"processes":[5],"has":[6],"introduced":[7],"ever":[8],"increasing":[9],"overhead":[10],"Static":[12],"Timing":[13],"Analysis":[14],"(STA)":[15],"order":[17,38],"to":[18,34,39,77,108,164],"guarantee":[19],"the":[20,24,43,51,59,66,78,81,87,110,123,138,147,150,187,192,201,206],"reliable":[21],"operation":[22],"of":[23,45,61,68,89,114,137,149,167,200,208],"circuit.":[25],"Chip":[26],"designers":[27],"apply":[28],"corner-based":[29],"analysis":[30,169],"and":[31,174],"add":[32],"guard-bands":[33],"design":[35,62,90],"parameters":[36,63],"take":[40],"into":[41,71],"account":[42],"impact":[44],"on":[48,103,182],"timing.":[49],"However,":[50],"aforementioned":[52],"techniques":[53],"are":[54],"either":[55],"too":[56],"slow":[57],"as":[58],"number":[60],"proliferates":[64],"with":[65],"integration":[67,163],"more":[69],"components":[70],"a":[72,97,209],"chip":[73],"or":[74,143],"inaccurate":[75],"due":[76],"assumption":[79,145],"that":[80,186],"worst":[82,111],"case":[83,112],"delay":[84,113,129,141],"resides":[85],"at":[86,154,191,205],"corners":[88],"parameters.":[91,121],"In":[92],"this":[93],"paper,":[94],"we":[95],"present":[96],"novel":[98],"statistical":[99,125],"methodology,":[100],"which":[101],"relies":[102],"Extreme":[104],"Value":[105],"Theory":[106],"(EVT),":[107],"estimate":[109],"VLSI":[115],"circuits":[116,184],"under":[117],"variations":[118],"gate/interconnect":[120,140],"Despite":[122],"previous":[124],"approaches":[126],"toward":[127],"maximum":[128,189,203],"estimation,":[130],"our":[131],"methodology":[132],"can":[133,196],"be":[134,197],"applied":[135],"regardless":[136],"underlying":[139],"model":[142],"any":[144,165],"about":[146],"distribution":[148],"Arrival":[151],"Time":[152],"(AT)":[153],"every":[155],"circuit":[156],"node,":[157],"making":[158],"it":[159],"very":[160],"appealing":[161],"for":[162],"level":[166],"timing":[168],"abstraction":[170],"(from":[171],"spice-to-gate":[172],"level)":[173],"provide":[175],"fast":[176],"yet":[177],"accurate":[178],"results.":[179],"Experimental":[180],"results":[181],"ISCAS85/ISCAS89":[183],"show":[185],"estimated":[188],"AT":[190],"Primary":[193],"Outputs":[194],"(POs)":[195],"within":[198],"5%":[199],"true":[202],"AT,":[204],"cost":[207],"few":[210],"thousand":[211],"Monte":[212],"Carlo":[213],"simulations.":[214]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2018-05-07T00:00:00"}