{"id":"https://openalex.org/W2775601888","doi":"https://doi.org/10.23919/date.2018.8342211","title":"Mixed-criticality scheduling with memory bandwidth regulation","display_name":"Mixed-criticality scheduling with memory bandwidth regulation","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2775601888","doi":"https://doi.org/10.23919/date.2018.8342211","mag":"2775601888"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342211","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056526344","display_name":"Muhammad Ali Awan","orcid":"https://orcid.org/0000-0001-5817-2284"},"institutions":[{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]},{"id":"https://openalex.org/I83863532","display_name":"Polytechnic Institute of Porto","ror":"https://ror.org/04988re48","country_code":"PT","type":"education","lineage":["https://openalex.org/I83863532"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Muhammad Ali Awan","raw_affiliation_strings":["CISTER/INESC-TEC and ISEP/IPP, Porto, Portugal","Instituto Politecnico do Porto Instituto Superior de Engenharia do Porto, Porto, Porto, PT"],"affiliations":[{"raw_affiliation_string":"CISTER/INESC-TEC and ISEP/IPP, Porto, Portugal","institution_ids":["https://openalex.org/I4210166615"]},{"raw_affiliation_string":"Instituto Politecnico do Porto Instituto Superior de Engenharia do Porto, Porto, Porto, PT","institution_ids":["https://openalex.org/I83863532"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032392879","display_name":"Pedro F. Souto","orcid":"https://orcid.org/0000-0002-0822-3423"},"institutions":[{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]},{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Pedro F. Souto","raw_affiliation_strings":["University of Porto, FEUP-Faculty of Engineering and CISTER/INESC-TEC, Porto, Portugal"],"affiliations":[{"raw_affiliation_string":"University of Porto, FEUP-Faculty of Engineering and CISTER/INESC-TEC, Porto, Portugal","institution_ids":["https://openalex.org/I182534213","https://openalex.org/I4210166615"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064523106","display_name":"Konstantinos Bletsas","orcid":"https://orcid.org/0000-0002-3640-0239"},"institutions":[{"id":"https://openalex.org/I83863532","display_name":"Polytechnic Institute of Porto","ror":"https://ror.org/04988re48","country_code":"PT","type":"education","lineage":["https://openalex.org/I83863532"]},{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Konstantinos Bletsas","raw_affiliation_strings":["CISTER/INESC-TEC and ISEP/IPP, Porto, Portugal","Instituto Politecnico do Porto Instituto Superior de Engenharia do Porto, Porto, Porto, PT"],"affiliations":[{"raw_affiliation_string":"CISTER/INESC-TEC and ISEP/IPP, Porto, Portugal","institution_ids":["https://openalex.org/I4210166615"]},{"raw_affiliation_string":"Instituto Politecnico do Porto Instituto Superior de Engenharia do Porto, Porto, Porto, PT","institution_ids":["https://openalex.org/I83863532"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059634103","display_name":"Benny \u00c5kesson","orcid":"https://orcid.org/0000-0003-2949-2080"},"institutions":[{"id":"https://openalex.org/I83863532","display_name":"Polytechnic Institute of Porto","ror":"https://ror.org/04988re48","country_code":"PT","type":"education","lineage":["https://openalex.org/I83863532"]},{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Benny Akesson","raw_affiliation_strings":["CISTER/INESC-TEC and ISEP/IPP, Porto, Portugal","Instituto Politecnico do Porto Instituto Superior de Engenharia do Porto, Porto, Porto, PT"],"affiliations":[{"raw_affiliation_string":"CISTER/INESC-TEC and ISEP/IPP, Porto, Portugal","institution_ids":["https://openalex.org/I4210166615"]},{"raw_affiliation_string":"Instituto Politecnico do Porto Instituto Superior de Engenharia do Porto, Porto, Porto, PT","institution_ids":["https://openalex.org/I83863532"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078183455","display_name":"Eduardo Tovar","orcid":"https://orcid.org/0000-0001-8979-3876"},"institutions":[{"id":"https://openalex.org/I4210166615","display_name":"INESC TEC","ror":"https://ror.org/05fa8ka61","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210125590","https://openalex.org/I4210166615"]},{"id":"https://openalex.org/I83863532","display_name":"Polytechnic Institute of Porto","ror":"https://ror.org/04988re48","country_code":"PT","type":"education","lineage":["https://openalex.org/I83863532"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Eduardo Tovar","raw_affiliation_strings":["CISTER/INESC-TEC and ISEP/IPP, Porto, Portugal","Instituto Politecnico do Porto Instituto Superior de Engenharia do Porto, Porto, Porto, PT"],"affiliations":[{"raw_affiliation_string":"CISTER/INESC-TEC and ISEP/IPP, Porto, Portugal","institution_ids":["https://openalex.org/I4210166615"]},{"raw_affiliation_string":"Instituto Politecnico do Porto Instituto Superior de Engenharia do Porto, Porto, Porto, PT","institution_ids":["https://openalex.org/I83863532"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5056526344"],"corresponding_institution_ids":["https://openalex.org/I4210166615","https://openalex.org/I83863532"],"apc_list":null,"apc_paid":null,"fwci":1.8389,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.83977837,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1277","last_page":"1282"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8259404897689819},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6693141460418701},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5915375351905823},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5876739025115967},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5449957847595215},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5333722829818726},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.44765907526016235},{"id":"https://openalex.org/keywords/bandwidth-allocation","display_name":"Bandwidth allocation","score":0.4201315939426422},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.41834133863449097},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.41460856795310974},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.3782042860984802},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3747815489768982},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3315364122390747},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.27892839908599854},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11669272184371948},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11533638834953308}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8259404897689819},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6693141460418701},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5915375351905823},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5876739025115967},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5449957847595215},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5333722829818726},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.44765907526016235},{"id":"https://openalex.org/C200157131","wikidata":"https://www.wikidata.org/wiki/Q4854763","display_name":"Bandwidth allocation","level":3,"score":0.4201315939426422},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.41834133863449097},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.41460856795310974},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3782042860984802},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3747815489768982},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3315364122390747},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.27892839908599854},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11669272184371948},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11533638834953308},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.23919/date.2018.8342211","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:oai-pmh.tno.nl:48547","is_oa":false,"landing_page_url":"https://resolver.tno.nl/uuid:bb50a75e-d0fb-4af6-84db-83f499558214","pdf_url":null,"source":{"id":"https://openalex.org/S7407055233","display_name":"TNO Repository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferencePaper"},{"id":"pmh:oai:tudelft.nl:uuid:bb50a75e-d0fb-4af6-84db-83f499558214","is_oa":false,"landing_page_url":"http://resolver.tudelft.nl/uuid:bb50a75e-d0fb-4af6-84db-83f499558214","pdf_url":null,"source":{"id":"https://openalex.org/S4306402238","display_name":"Repository hosted by TU Delft Library (TU Delft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98358874","host_organization_name":"Delft University of Technology","host_organization_lineage":["https://openalex.org/I98358874"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), 2018","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W159719520","https://openalex.org/W1582509348","https://openalex.org/W1925528056","https://openalex.org/W1981588964","https://openalex.org/W1981887877","https://openalex.org/W2056227251","https://openalex.org/W2072712992","https://openalex.org/W2078569861","https://openalex.org/W2086061827","https://openalex.org/W2114620069","https://openalex.org/W2137654363","https://openalex.org/W2141440050","https://openalex.org/W2146412113","https://openalex.org/W2149075075","https://openalex.org/W2163007708","https://openalex.org/W2169051741","https://openalex.org/W2169704840","https://openalex.org/W2200730799","https://openalex.org/W2255529110"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W1985165680","https://openalex.org/W4245497162","https://openalex.org/W254684032","https://openalex.org/W120214571","https://openalex.org/W1521694961","https://openalex.org/W52481882","https://openalex.org/W43633106","https://openalex.org/W1824582190","https://openalex.org/W2247651031"],"abstract_inverted_index":{"Mixed-criticality":[0],"(MC)":[1],"multicore":[2,91],"system":[3],"design":[4],"must":[5],"reconcile":[6],"safety":[7],"guarantees":[8],"and":[9,107,114,119],"high":[10],"performance.":[11],"The":[12],"interference":[13,41],"among":[14,30],"cores":[15,32],"on":[16,139],"shared":[17,140],"resources":[18],"in":[19,116],"such":[20],"systems":[21,49,92],"leads":[22],"to":[23,38,51,62,137],"unpredictable":[24],"temporal":[25],"behaviour.":[26],"Memory":[27],"bandwidth":[28,70,105],"regulation":[29],"different":[31],"can":[33],"be":[34,134],"a":[35,85,117],"useful":[36],"tool":[37,118],"mitigate":[39],"the":[40,52,56],"when":[42],"accessing":[43],"main":[44],"memory.":[45],"However,":[46],"for":[47,88,103],"mixed-criticality":[48,89],"conforming":[50],"(well-established)":[53],"Vestal":[54],"model,":[55],"existing":[57],"schedulability":[58,86,131],"analyses":[59],"are":[60],"oblivious":[61],"memory":[63,69,95,104,141],"stalling":[64],"effects,":[65],"including":[66],"stalls":[67],"from":[68],"regulation.":[71,97],"This":[72],"makes":[73],"it":[74],"unsafe.":[75],"In":[76],"this":[77,81],"paper,":[78],"we":[79],"address":[80],"issue":[82],"by":[83],"formulating":[84],"analysis":[87,113,132],"fixed-priority-scheduled":[90],"using":[93],"per-core":[94],"access":[96],"We":[98,110],"also":[99],"propose":[100],"multiple":[101],"heuristics":[102,115],"allocation":[106],"task-to-core":[108],"assignment.":[109],"implement":[111],"our":[112],"evaluate":[120],"them,":[121],"performance-wise,":[122],"through":[123],"extensive":[124],"experiments.":[125],"Our":[126],"experiments":[127],"show":[128],"that":[129],"stall-oblivious":[130],"may":[133],"optimistic":[135],"due":[136],"contention":[138],"resources.":[142]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}