{"id":"https://openalex.org/W2798321423","doi":"https://doi.org/10.23919/date.2018.8342204","title":"ADAM: Architecture for write disturbance mitigation in scaled phase change memory","display_name":"ADAM: Architecture for write disturbance mitigation in scaled phase change memory","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798321423","doi":"https://doi.org/10.23919/date.2018.8342204","mag":"2798321423"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342204","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017470116","display_name":"Shivam Swami","orcid":"https://orcid.org/0000-0002-1915-2763"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shivam Swami","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, PA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, PA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021693439","display_name":"Kartik Mohanram","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kartik Mohanram","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, PA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, PA","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5017470116"],"corresponding_institution_ids":["https://openalex.org/I170201317"],"apc_list":null,"apc_paid":null,"fwci":2.5247,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.89183574,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5988273024559021},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5949355959892273},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4746299982070923},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4520048499107361},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.4237109124660492},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3880188763141632},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30760514736175537},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2386995553970337},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.12900006771087646},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.10094651579856873},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.09333795309066772}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5988273024559021},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5949355959892273},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4746299982070923},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4520048499107361},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.4237109124660492},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3880188763141632},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30760514736175537},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2386995553970337},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.12900006771087646},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.10094651579856873},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.09333795309066772},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342204","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1965912002","https://openalex.org/W2005887179","https://openalex.org/W2005917534","https://openalex.org/W2026703099","https://openalex.org/W2036853599","https://openalex.org/W2041420601","https://openalex.org/W2041588416","https://openalex.org/W2045638781","https://openalex.org/W2047427636","https://openalex.org/W2064360736","https://openalex.org/W2102449048","https://openalex.org/W2130252115","https://openalex.org/W2134633067","https://openalex.org/W2138146350","https://openalex.org/W2162752393","https://openalex.org/W2329141363","https://openalex.org/W2595748027","https://openalex.org/W2610308442","https://openalex.org/W2942537621","https://openalex.org/W4239813889","https://openalex.org/W4250281317"],"related_works":["https://openalex.org/W2065536872","https://openalex.org/W1579918296","https://openalex.org/W3016212467","https://openalex.org/W2109077597","https://openalex.org/W3004176791","https://openalex.org/W2166304268","https://openalex.org/W3030139520","https://openalex.org/W2092091742","https://openalex.org/W2152031273","https://openalex.org/W2156239970"],"abstract_inverted_index":{"With":[0],"technology":[1],"scaling,":[2],"phase":[3],"change":[4],"memory":[5,202],"(PCM)":[6],"has":[7],"become":[8],"highly":[9],"vulnerable":[10,172],"to":[11,27,104,117,139,163,173,226,241],"write":[12,24],"disturbance":[13],"(WD)":[14],"errors.":[15,175],"A":[16],"PCM":[17,52,58,211,221],"WD":[18,59,66,76,109,174,182,190,233],"error":[19,77,110,191,234,247],"occurs":[20],"when":[21],"a":[22,93,179,242,251],"cell":[23,209],"dissipates":[25],"heat":[26,137],"idle":[28],"cells":[29,127,145,171],"in":[30,112,131,196,224,246,255],"the":[31,37,70,106,122,126,136,144,165,197,213,231],"same/adjacent":[32],"word":[33],"lines":[34],"(WLs),":[35],"disturbing":[36],"states":[38],"of":[39,73,81,167,193],"those":[40],"cells.":[41],"Whereas":[42],"state-of-the-art":[43,227],"solutions,":[44],"e.g.,":[45],"data":[46,99,130,195],"insulation":[47],"(DIN)":[48],"and":[49,68,84,101,169,250],"super":[50],"dense":[51],"(SD-PCM),":[53],"have":[54],"successfully":[55],"addressed":[56],"WL":[57,168],"errors,":[60],"reducing":[61],"(i)":[62],"bit":[63,153],"line":[64],"(BL)":[65],"errors":[67],"(ii)":[69],"performance":[71,97],"penalties":[72],"aggregate":[74,107,232],"(WL+BL)":[75,108],"recovery":[78,192],"remain":[79],"areas":[80],"active":[82],"research":[83],"development.":[85],"Architecture":[86],"for":[87,218],"Write":[88],"DisturbAnce":[89],"Mitigation,":[90],"ADAM,":[91],"is":[92,205],"low":[94],"cost,":[95],"high":[96],"pattern-based":[98],"compression":[100,151],"alignment":[102],"solution":[103,162],"reduce":[105,164],"rate":[111,235],"PCM.":[113],"At":[114],"no":[115],"impact":[116],"inter-cell":[118],"spacing,":[119],"ADAM":[120,158,176,204,229],"increases":[121],"lateral":[123],"separation":[124],"between":[125],"storing":[128,146],"useful":[129,147],"adjacent":[132,140,198],"WLs,":[133],"ensuring":[134],"that":[135,186,223],"dissipated":[138],"WLs":[141,199],"minimally":[142],"impacts":[143],"data.":[148],"For":[149],"one":[150],"tag":[152],"per":[154],"512-bit":[155],"cache":[156],"line,":[157],"provides":[159],"an":[160],"effective":[161],"number":[166],"BL":[170],"also":[177],"integrates":[178],"novel":[180],"Deferred":[181],"Correction":[183],"scheme,":[184],"DEFT,":[185],"opportunistically":[187],"defers":[188],"latency-intensive":[189],"cached":[194],"without":[200],"impacting":[201],"reliability.":[203],"evaluated":[206],"on":[207],"single-/multi-level":[208],"(SLC/MLC)":[210],"using":[212],"SPEC":[214],"CPU2006":[215],"benchmarks.":[216],"Results":[217],"SLC":[219],"(MLC)":[220],"show":[222],"comparison":[225],"SD-PCM,":[228],"reduces":[230],"by":[236],"32%":[237],"(60%);":[238],"this":[239],"translates":[240],"50%":[243],"(61%)":[244],"reduction":[245],"correction":[248],"energy":[249],"7%":[252],"(15%)":[253],"improvement":[254],"system":[256],"performance.":[257]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}