{"id":"https://openalex.org/W2798388649","doi":"https://doi.org/10.23919/date.2018.8342185","title":"Energy-performance design exploration of a low-power microprogrammed deep-learning accelerator","display_name":"Energy-performance design exploration of a low-power microprogrammed deep-learning accelerator","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798388649","doi":"https://doi.org/10.23919/date.2018.8342185","mag":"2798388649"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342185","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038582709","display_name":"Giulia Santoro","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giulia Santoro","raw_affiliation_strings":["Politecnico di Torino, 10129 Turin, IT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, 10129 Turin, IT","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036528695","display_name":"Mario R. Casu","orcid":"https://orcid.org/0000-0002-1026-0178"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mario R. Casu","raw_affiliation_strings":["Politecnico di Torino, 10129 Turin, IT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, 10129 Turin, IT","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084909548","display_name":"Valentino Peluso","orcid":"https://orcid.org/0000-0003-0527-8602"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Valentino Peluso","raw_affiliation_strings":["Politecnico di Torino, 10129 Turin, IT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, 10129 Turin, IT","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034581393","display_name":"Andrea Calimera","orcid":"https://orcid.org/0000-0001-5881-3811"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Calimera","raw_affiliation_strings":["Politecnico di Torino, 10129 Turin, IT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, 10129 Turin, IT","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["National University of Singapore, 119077 Singapore, SG"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Singapore, 119077 Singapore, SG","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1151","last_page":"1154"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7037835121154785},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6878646612167358},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.532905638217926},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5012288093566895},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.499265193939209},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4612952470779419},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4601294696331024},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4570167362689972},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44137364625930786},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.44064271450042725},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4247969090938568},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42324548959732056},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.365821897983551},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.23869594931602478},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18165117502212524},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16662243008613586},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13615736365318298},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10439151525497437}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7037835121154785},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6878646612167358},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.532905638217926},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5012288093566895},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.499265193939209},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4612952470779419},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4601294696331024},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4570167362689972},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44137364625930786},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.44064271450042725},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4247969090938568},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42324548959732056},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.365821897983551},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.23869594931602478},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18165117502212524},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16662243008613586},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13615736365318298},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10439151525497437},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342185","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309746","display_name":"Compagnia di San Paolo","ror":"https://ror.org/00d1b1c41"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2044535169","https://openalex.org/W2094756095","https://openalex.org/W2096645269","https://openalex.org/W2113615756","https://openalex.org/W2117696986","https://openalex.org/W2155893237","https://openalex.org/W2260498192","https://openalex.org/W2289252105","https://openalex.org/W2549235903","https://openalex.org/W2742479298","https://openalex.org/W2919115771","https://openalex.org/W2950094539","https://openalex.org/W6729929683"],"related_works":["https://openalex.org/W2129188682","https://openalex.org/W4282568311","https://openalex.org/W4313484792","https://openalex.org/W2057268231","https://openalex.org/W2951473296","https://openalex.org/W2883928845","https://openalex.org/W4288420200","https://openalex.org/W4285346947","https://openalex.org/W3145095675","https://openalex.org/W4365793791"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,63],"design":[4,50],"space":[5],"exploration":[6],"of":[7,30,80],"a":[8,18,27,31,47],"novel":[9],"microprogrammable":[10],"accelerator":[11],"in":[12],"which":[13],"PEs":[14],"are":[15],"connected":[16],"with":[17,42,46,54],"Network-on-Chip":[19],"and":[20],"benefit":[21],"from":[22],"low-power":[23],"features":[24],"enabled":[25],"through":[26],"practical":[28],"implementation":[29],"Dual-V":[32],"<sub":[33],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[34],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</sub>":[35],"assignment":[36],"scheme.":[37],"An":[38],"analytical":[39],"model,":[40],"fitted":[41],"postlayout":[43],"data":[44],"obtained":[45,68],"28nm":[48],"FDSOI":[49],"kit,":[51],"returns":[52],"implementations":[53],"optimal":[55],"energy-performance":[56],"tradeoff":[57],"by":[58],"taking":[59],"into":[60],"consideration":[61],"all":[62],"key":[64],"design-space":[65],"variables.":[66],"The":[67],"Pareto":[69],"analysis":[70],"helps":[71],"us":[72],"infer":[73],"optimization":[74],"rules":[75],"aimed":[76],"at":[77],"improving":[78],"quality":[79],"design.":[81]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}