{"id":"https://openalex.org/W2799198278","doi":"https://doi.org/10.23919/date.2018.8342172","title":"URECA: Unified register file for CGRAs","display_name":"URECA: Unified register file for CGRAs","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799198278","doi":"https://doi.org/10.23919/date.2018.8342172","mag":"2799198278"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342172","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342172","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080245918","display_name":"Shail Dave","orcid":"https://orcid.org/0000-0003-4262-3938"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shail Dave","raw_affiliation_strings":["Compiler Microarchitecture Lab, Arizona State University, Tempe, AZ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Compiler Microarchitecture Lab, Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101849090","display_name":"Mahesh Balasubramanian","orcid":"https://orcid.org/0000-0001-5978-7221"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahesh Balasubramanian","raw_affiliation_strings":["Compiler Microarchitecture Lab, Arizona State University, Tempe, AZ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Compiler Microarchitecture Lab, Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044172378","display_name":"Aviral Shrivastava","orcid":"https://orcid.org/0000-0002-1075-897X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aviral Shrivastava","raw_affiliation_strings":["Compiler Microarchitecture Lab, Arizona State University, Tempe, AZ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Compiler Microarchitecture Lab, Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1081","last_page":"1086"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8640056252479553},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8281571269035339},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7541975378990173},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.721997082233429},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7090071439743042},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5554413199424744},{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.5445119142532349},{"id":"https://openalex.org/keywords/search-engine-indexing","display_name":"Search engine indexing","score":0.5374454259872437},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4900738000869751},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.46517205238342285},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.4320400059223175},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2466336190700531},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23050373792648315},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.17805343866348267}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8640056252479553},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8281571269035339},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7541975378990173},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.721997082233429},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7090071439743042},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5554413199424744},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.5445119142532349},{"id":"https://openalex.org/C75165309","wikidata":"https://www.wikidata.org/wiki/Q2258979","display_name":"Search engine indexing","level":2,"score":0.5374454259872437},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4900738000869751},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.46517205238342285},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.4320400059223175},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2466336190700531},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23050373792648315},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.17805343866348267},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342172","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342172","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9200000166893005,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W173935616","https://openalex.org/W1686420892","https://openalex.org/W1964191474","https://openalex.org/W1969837230","https://openalex.org/W1980543047","https://openalex.org/W1993601251","https://openalex.org/W2046249515","https://openalex.org/W2113755305","https://openalex.org/W2123412205","https://openalex.org/W2134604903","https://openalex.org/W2147657366","https://openalex.org/W2153185479","https://openalex.org/W2157564651","https://openalex.org/W2411096328","https://openalex.org/W2594602642","https://openalex.org/W2626186664","https://openalex.org/W3000710000","https://openalex.org/W4232751114","https://openalex.org/W4240831875","https://openalex.org/W4246166885","https://openalex.org/W6683137248"],"related_works":["https://openalex.org/W2111377238","https://openalex.org/W1967889241","https://openalex.org/W3022691489","https://openalex.org/W2165125411","https://openalex.org/W2224192221","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W4247209662","https://openalex.org/W2195435904","https://openalex.org/W4236453383"],"abstract_inverted_index":{"Coarse-grained":[0],"reconfigurable":[1],"array":[2],"(CGRA)":[3],"is":[4,23,127],"a":[5,102,130,152],"promising":[6],"solution":[7],"to":[8,24,97],"accelerate":[9],"loops":[10],"featuring":[11],"loop-carried":[12],"dependencies":[13],"or":[14],"low":[15],"trip-counts.":[16],"One":[17],"challenge":[18],"in":[19,45,74,101,120],"compiling":[20],"for":[21],"CGRAs":[22,167],"efficiently":[25],"manage":[26,42,98],"both":[27,68],"recurring":[28,43],"(repeatedly":[29],"written":[30],"and":[31,33,63,77,85,117,122,140],"read)":[32],"nonrecurring":[34,53],"(read-only)":[35],"variables":[36,44,54,70,100],"of":[37,88,155],"loops.":[38],"Although":[39],"prior":[40],"works":[41],"rotating":[46,76,121],"register":[47],"file":[48],"(RF),":[49],"they":[50],"access":[51],"the":[52,56,65,69,89,99,112,163],"through":[55,166],"on-chip":[57],"memory.":[58],"It":[59,161],"increases":[60,82],"memory":[61],"accesses":[62],"degrades":[64],"performance.":[66],"Alternatively,":[67],"can":[71],"be":[72],"managed":[73],"separate":[75],"nonrotating":[78,104,123],"RFs.":[79],"But,":[80],"it":[81],"code":[83],"size":[84],"effective":[86],"utilization":[87],"registers":[90,116],"becomes":[91],"challenging.":[92],"Instead,":[93],"this":[94],"paper":[95],"proposes":[96],"single":[103],"RF.":[105],"During":[106],"mapping":[107],"loop":[108,159,164],"operations":[109],"on":[110],"CGRA,":[111],"compiler":[113],"allocates":[114],"necessary":[115],"splits":[118],"RF":[119],"parts.":[124],"While":[125],"rotation":[126],"implemented":[128],"by":[129,168],"modulo":[131],"addition":[132],"based":[133],"indexing":[134],"mechanism,":[135],"read-only":[136],"values":[137],"are":[138],"preloaded":[139],"directly":[141],"accessed.":[142],"Evaluating":[143],"compute-intensive":[144],"benchmarks":[145],"from":[146],"MiBench":[147],"show":[148],"that":[149],"URECA":[150],"provides":[151],"geomean":[153],"speedup":[154],"11.41x":[156],"over":[157,175],"sequential":[158],"execution.":[160],"improves":[162],"acceleration":[165],"1.74x":[169],"at":[170],"32%":[171],"reduced":[172],"energy":[173],"consumption":[174],"state-of-the-art.":[176]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}