{"id":"https://openalex.org/W2798633878","doi":"https://doi.org/10.23919/date.2018.8342154","title":"NBTI aged cell rejuvenation with back biasing and resulting critical path reordering for digital circuits in 28nm FDSOI","display_name":"NBTI aged cell rejuvenation with back biasing and resulting critical path reordering for digital circuits in 28nm FDSOI","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798633878","doi":"https://doi.org/10.23919/date.2018.8342154","mag":"2798633878"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342154","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065981930","display_name":"Ajith Sivadasan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Ajith Sivadasan","raw_affiliation_strings":["STMicroelectronics, France","TIMA, Grenoble, France","Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Riddhi Jitendrakumar Shah","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Riddhi Jitendrakumar Shah","raw_affiliation_strings":["STMicroelectronics, France","TIMA, Grenoble, France","Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Vincent Huard","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR","IN"],"is_corresponding":false,"raw_author_name":"Vincent Huard","raw_affiliation_strings":["STMicroelectronics, France","STMicroelectronics [Crolles]"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"STMicroelectronics [Crolles]","institution_ids":["https://openalex.org/I4210094169"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Florian Cacho","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Florian Cacho","raw_affiliation_strings":["STMicroelectronics, France","Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":null,"display_name":"Lorena Anghel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lorena Anghel","raw_affiliation_strings":["TIMA, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5065981930"],"corresponding_institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I4210104693"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03339656,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"997","last_page":"998"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rejuvenation","display_name":"Rejuvenation","score":0.6229065656661987},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.6195740103721619},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6108328104019165},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5481128096580505},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5247214436531067},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5228434205055237},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49851012229919434},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49475497007369995},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.42442595958709717},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2917225956916809},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.25729626417160034},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19991624355316162},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1879388391971588},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1469757854938507},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0724942684173584}],"concepts":[{"id":"https://openalex.org/C112224295","wikidata":"https://www.wikidata.org/wiki/Q2297001","display_name":"Rejuvenation","level":2,"score":0.6229065656661987},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.6195740103721619},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6108328104019165},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5481128096580505},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5247214436531067},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5228434205055237},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49851012229919434},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49475497007369995},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.42442595958709717},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2917225956916809},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.25729626417160034},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19991624355316162},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1879388391971588},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1469757854938507},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0724942684173584},{"id":"https://openalex.org/C74909509","wikidata":"https://www.wikidata.org/wiki/Q10387","display_name":"Gerontology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date.2018.8342154","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01897768v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01897768","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design Automation and Test in Europe (DATE'2018), Mar 2018, Dresden, Germany","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1596944167","https://openalex.org/W2003438463","https://openalex.org/W2290288937","https://openalex.org/W2400017788","https://openalex.org/W2524282698"],"related_works":["https://openalex.org/W2142908374","https://openalex.org/W2140103399","https://openalex.org/W1980349267","https://openalex.org/W1513105280","https://openalex.org/W3010731809","https://openalex.org/W2098419840","https://openalex.org/W2140610743","https://openalex.org/W2116326546","https://openalex.org/W2309928151","https://openalex.org/W2151104031"],"abstract_inverted_index":{"Increasing":[0],"demands":[1],"from":[2],"Autonomous":[3],"Driving":[4],"and":[5,25,85,103],"IoT":[6],"markets":[7],"are":[8,53,73],"pushing":[9],"the":[10,27,58,64,99,117,130,133,183,222],"need":[11],"for":[12,48,81,148,174,201],"products":[13],"with":[14,33,116,151,163],"advanced":[15],"CMOS":[16],"nodes":[17],"that":[18],"guarantee":[19],"a":[20,180],"high":[21],"level":[22],"of":[23,42,60,132,137,160],"performance":[24],"at":[26,179],"same":[28],"time":[29],"having":[30,169],"to":[31,56,109,112,119,172,195],"comply":[32],"industrial":[34],"regulatory":[35],"standards":[36],"like":[37],"ISO26262,":[38],"AEC-Q100":[39],"etc.":[40],"Implementation":[41],"NBTI":[43],"&":[44],"DiR":[45],"Reliability":[46,114],"models":[47],"28nm":[49],"FDSOI,":[50],"developed":[51],"in-house,":[52],"fundamental":[54],"means":[55],"evaluate":[57],"reliability":[59],"digital":[61,185,204],"IPs":[62],"during":[63],"design":[65,82,210],"phase.":[66],"Process,":[67],"Temperature,":[68],"Voltage,":[69],"Workload":[70],"based":[71],"Aging":[72],"mission":[74],"profile":[75],"parameters":[76],"traditionally":[77],"taken":[78],"into":[79],"account":[80],"margin":[83],"evaluations":[84],"critical":[86,91,226],"path":[87,92,227],"pruning.":[88],"A":[89],"precise":[90],"selection":[93],"methodology":[94],"is":[95,156,190,206],"highly":[96],"important":[97,142],"considering":[98],"In-situ":[100],"monitor":[101],"Insertion":[102],"Critical":[104,146],"Path":[105],"Replica":[106],"generation":[107],"strategies":[108],"be":[110],"applied":[111,194],"Runtime":[113],"assessment":[115],"vision":[118],"move":[120],"towards":[121],"dynamic":[122],"wear":[123],"out":[124],"management":[125],"solutions.":[126],"This":[127,188],"paper":[128],"recommends":[129],"consideration":[131],"silicon":[134],"technology":[135,162],"feature":[136,159],"back":[138,166],"biasing":[139,155],"as":[140],"an":[141,157,202],"parameter":[143],"while":[144,208],"selecting":[145],"Paths":[147],"circuits":[149],"fabricated":[150],"FDSOI":[152],"process.":[153],"Back":[154],"add-on":[158],"this":[161],"ABB":[164],"(adaptive":[165],"biasing)":[167],"techniques":[168],"been":[170],"used":[171],"compensate":[173],"PVT":[175],"variations":[176],"or":[177],"aimed":[178],"gain":[181,200],"in":[182],"overall":[184],"circuit":[186],"performance.":[187],"technique":[189],"now":[191],"being":[192],"increasingly":[193],"aging":[196],"mitigation.":[197],"The":[198],"back-biasing":[199],"aged":[203],"IP":[205],"quantified":[207],"performing":[209],"stage":[211],"Gate":[212],"Level":[213],"Analysis":[214],"yielding":[215],"interesting":[216],"insights":[217],"on":[218,221],"its":[219],"impact":[220],"operational":[223],"frequency":[224],"determining":[225],"rankings.":[228]},"counts_by_year":[],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}