{"id":"https://openalex.org/W2799036754","doi":"https://doi.org/10.23919/date.2018.8342140","title":"DeMAS: An efficient design methodology for building approximate adders for FPGA-based systems","display_name":"DeMAS: An efficient design methodology for building approximate adders for FPGA-based systems","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799036754","doi":"https://doi.org/10.23919/date.2018.8342140","mag":"2799036754"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342140","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021248438","display_name":"Bharath Srinivas Prabakaran","orcid":"https://orcid.org/0000-0003-0557-2166"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Bharath Srinivas Prabakaran","raw_affiliation_strings":["Vienna University of Technology (TU Wien), Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vienna University of Technology (TU Wien), Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058712739","display_name":"Semeen Rehman","orcid":"https://orcid.org/0000-0002-8972-0949"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Semeen Rehman","raw_affiliation_strings":["Vienna University of Technology (TU Wien), Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vienna University of Technology (TU Wien), Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100647460","display_name":"Muhammad Abdullah Hanif","orcid":"https://orcid.org/0000-0001-9841-6132"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Muhammad Abdullah Hanif","raw_affiliation_strings":["Vienna University of Technology (TU Wien), Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vienna University of Technology (TU Wien), Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028792027","display_name":"Salim Ullah","orcid":"https://orcid.org/0000-0002-9774-9522"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Salim Ullah","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090466189","display_name":"Ghazal Mazaheri","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ghazal Mazaheri","raw_affiliation_strings":["University of California Riverside, Riverside, CA, US"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Riverside, Riverside, CA, US","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005190949","display_name":"Muhammad Shafique","orcid":"https://orcid.org/0000-0002-2607-8135"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Muhammad Shafique","raw_affiliation_strings":["Vienna University of Technology (TU Wien), Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vienna University of Technology (TU Wien), Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":66,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"917","last_page":"920"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9648979306221008},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8427838087081909},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7879931926727295},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7100359201431274},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6299431324005127},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42884576320648193},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4101092219352722},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4059208035469055},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4049830734729767},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37883761525154114},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33913201093673706},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3074098229408264},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20074257254600525},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12552884221076965},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.113736093044281},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07510358095169067}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9648979306221008},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8427838087081909},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7879931926727295},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7100359201431274},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6299431324005127},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42884576320648193},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4101092219352722},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4059208035469055},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4049830734729767},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37883761525154114},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33913201093673706},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3074098229408264},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20074257254600525},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12552884221076965},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.113736093044281},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07510358095169067},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342140","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1937235839","https://openalex.org/W2005865544","https://openalex.org/W2026005150","https://openalex.org/W2035378788","https://openalex.org/W2036816792","https://openalex.org/W2106360508","https://openalex.org/W2106484393","https://openalex.org/W2111548085","https://openalex.org/W2114703523","https://openalex.org/W2119299853","https://openalex.org/W2142096775","https://openalex.org/W2152977845","https://openalex.org/W2161395307","https://openalex.org/W2188276367","https://openalex.org/W2244005500","https://openalex.org/W2265166184","https://openalex.org/W2346685430","https://openalex.org/W2399535694","https://openalex.org/W2510992755","https://openalex.org/W2515531880","https://openalex.org/W2535375934","https://openalex.org/W2612141006","https://openalex.org/W2619638368","https://openalex.org/W2626986277","https://openalex.org/W4255029913","https://openalex.org/W6676258682","https://openalex.org/W6686956497"],"related_works":["https://openalex.org/W2134697552","https://openalex.org/W301738039","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W4281558578","https://openalex.org/W1985308002","https://openalex.org/W2766377030","https://openalex.org/W1977171228","https://openalex.org/W2121963733"],"abstract_inverted_index":{"The":[0],"current":[1],"state-of-the-art":[2,141,168],"approximate":[3,82,138,142],"adders":[4,83,139,143],"are":[5,42,118],"mostly":[6],"ASIC-based,":[7],"i.e.,":[8],"they":[9,47],"focus":[10],"solely":[11],"on":[12],"gate":[13],"and/or":[14,29],"transistor":[15],"level":[16],"approximations":[17],"(e.g.,":[18],"through":[19],"circuit":[20],"simplification":[21],"or":[22],"truncation)":[23],"to":[24,59,78,111,140,173,185],"achieve":[25],"area,":[26,54,122],"latency,":[27],"power":[28],"energy":[30],"savings":[31],"at":[32,171],"the":[33,60,90,112,152,160,176,181],"cost":[34],"of":[35,128,154,165],"accuracy":[36],"loss.":[37],"However,":[38],"when":[39],"these":[40],"designs":[41,117,169],"synthesized":[43],"for":[44,84,145],"FPGA-based":[45,86],"systems,":[46],"do":[48],"not":[49],"offer":[50],"similar":[51],"reductions":[52],"in":[53,120,180],"latency":[55,123],"and":[56,66,80,93,103,124,131,147,150,162,167,178,184],"power/energy":[57],"due":[58],"underlying":[61,91],"architectural":[62,94],"differences":[63],"between":[64],"ASICs":[65],"FPGAs.":[67],"In":[68],"this":[69],"paper,":[70],"we":[71,99],"present":[72],"a":[73],"novel":[74],"generic":[75],"design":[76],"methodology":[77],"synthesize":[79],"implement":[81],"any":[85],"system":[87],"by":[88],"considering":[89],"resources":[92],"differences.":[95],"Using":[96],"our":[97,116,137,155,166],"methodology,":[98],"have":[100],"designed,":[101],"analyzed":[102],"presented":[104],"eight":[105],"different":[106],"multi-bit":[107],"adder":[108],"architectures.":[109],"Compared":[110],"16-bit":[113],"accurate":[114],"adder,":[115],"successful":[119],"achieving":[121],"power-delay":[125],"product":[126],"gains":[127],"50%,":[129],"38%,":[130],"53%,":[132],"respectively.":[133],"We":[134,157],"also":[135],"compare":[136],"specialized":[144],"ASIC":[146],"FPGA":[148,182],"fabrics":[149],"demonstrate":[151],"benefits":[153],"approach.":[156],"will":[158],"make":[159],"RTL":[161],"behavioral":[163],"models":[164],"open-source":[170],"https://sourceforge.net/projects/approxfpgas/":[172],"further":[174],"fuel":[175],"research":[177],"development":[179],"community":[183],"ensure":[186],"reproducible":[187],"research.":[188]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":15},{"year":2022,"cited_by_count":13},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}