{"id":"https://openalex.org/W2798775780","doi":"https://doi.org/10.23919/date.2018.8342138","title":"Design of a time-predictable multicore processor: The T-CREST project","display_name":"Design of a time-predictable multicore processor: The T-CREST project","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798775780","doi":"https://doi.org/10.23919/date.2018.8342138","mag":"2798775780"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342138","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://orbit.dtu.dk/en/publications/78996104-dad5-445f-93a8-efbf562a77f2","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083205602","display_name":"Martin Schoeberl","orcid":"https://orcid.org/0000-0003-2366-382X"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":true,"raw_author_name":"Martin Schoeberl","raw_affiliation_strings":["Department of Applied Mathematics and Computer Science, Technical University of Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Applied Mathematics and Computer Science, Technical University of Denmark","institution_ids":["https://openalex.org/I96673099"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5083205602"],"corresponding_institution_ids":["https://openalex.org/I96673099"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"909","last_page":"912"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8322428464889526},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7980962991714478},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7211062908172607},{"id":"https://openalex.org/keywords/predictability","display_name":"Predictability","score":0.6314731240272522},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5062517523765564},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.48553845286369324},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4751929044723511},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4674583077430725},{"id":"https://openalex.org/keywords/worst-case-execution-time","display_name":"Worst-case execution time","score":0.45761388540267944},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4327510595321655},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.42980724573135376},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42368459701538086},{"id":"https://openalex.org/keywords/static-analysis","display_name":"Static analysis","score":0.41729792952537537},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.41616809368133545},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3244588375091553},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2843504548072815},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2623829245567322}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8322428464889526},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7980962991714478},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7211062908172607},{"id":"https://openalex.org/C197640229","wikidata":"https://www.wikidata.org/wiki/Q2534066","display_name":"Predictability","level":2,"score":0.6314731240272522},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5062517523765564},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.48553845286369324},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4751929044723511},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4674583077430725},{"id":"https://openalex.org/C200130814","wikidata":"https://www.wikidata.org/wiki/Q362858","display_name":"Worst-case execution time","level":3,"score":0.45761388540267944},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4327510595321655},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.42980724573135376},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42368459701538086},{"id":"https://openalex.org/C97686452","wikidata":"https://www.wikidata.org/wiki/Q7604153","display_name":"Static analysis","level":2,"score":0.41729792952537537},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.41616809368133545},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3244588375091553},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2843504548072815},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2623829245567322},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date.2018.8342138","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/78996104-dad5-445f-93a8-efbf562a77f2","is_oa":true,"landing_page_url":"https://orbit.dtu.dk/en/publications/78996104-dad5-445f-93a8-efbf562a77f2","pdf_url":null,"source":{"id":"https://openalex.org/S4306400705","display_name":"Technical University of Denmark, DTU Orbit (Technical University of Denmark, DTU)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I96673099","host_organization_name":"Technical University of Denmark","host_organization_lineage":["https://openalex.org/I96673099"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Schoeberl , M 2018 , Design of a time-predictable multicore processor: the T-CREST project . in Proceedings of 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE) . IEEE , pp. 909-12 , 2018 Design, Automation & Test in Europe Conference & Exhibition , Dresden , Saxony , Germany , 19/03/2018 . https://doi.org/10.23919/DATE.2018.8342138","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:publications/78996104-dad5-445f-93a8-efbf562a77f2","is_oa":true,"landing_page_url":"https://orbit.dtu.dk/en/publications/78996104-dad5-445f-93a8-efbf562a77f2","pdf_url":null,"source":{"id":"https://openalex.org/S4306400705","display_name":"Technical University of Denmark, DTU Orbit (Technical University of Denmark, DTU)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I96673099","host_organization_name":"Technical University of Denmark","host_organization_lineage":["https://openalex.org/I96673099"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Schoeberl , M 2018 , Design of a time-predictable multicore processor: the T-CREST project . in Proceedings of 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE) . IEEE , pp. 909-12 , 2018 Design, Automation & Test in Europe Conference & Exhibition , Dresden , Saxony , Germany , 19/03/2018 . https://doi.org/10.23919/DATE.2018.8342138","raw_type":"contributionToPeriodical"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1499210710","https://openalex.org/W1715210439","https://openalex.org/W1976014094","https://openalex.org/W1978054178","https://openalex.org/W1985354156","https://openalex.org/W1988592121","https://openalex.org/W2012999152","https://openalex.org/W2029279820","https://openalex.org/W2038833696","https://openalex.org/W2045247358","https://openalex.org/W2060184975","https://openalex.org/W2062046084","https://openalex.org/W2069195425","https://openalex.org/W2103820503","https://openalex.org/W2112852516","https://openalex.org/W2119699246","https://openalex.org/W2119865827","https://openalex.org/W2122584389","https://openalex.org/W2243401107","https://openalex.org/W2306746822","https://openalex.org/W2346464575","https://openalex.org/W2547450728","https://openalex.org/W2621995152","https://openalex.org/W2725094902","https://openalex.org/W2795315577","https://openalex.org/W4229986244","https://openalex.org/W4256360337","https://openalex.org/W6637518700","https://openalex.org/W6690599928","https://openalex.org/W6740348905"],"related_works":["https://openalex.org/W136631479","https://openalex.org/W2964823802","https://openalex.org/W2163202742","https://openalex.org/W2098932080","https://openalex.org/W2742764916","https://openalex.org/W3130041341","https://openalex.org/W2607723214","https://openalex.org/W1549916137","https://openalex.org/W2156929691","https://openalex.org/W1543783659"],"abstract_inverted_index":{"Real-time":[0],"systems":[1],"need":[2],"to":[3,17,26,59,75,92,100,105],"deliver":[4],"results":[5],"in":[6,112],"time":[7,31,70,102],"and":[8,62],"often":[9],"this":[10,35],"timely":[11],"production":[12],"of":[13,32,81,109],"a":[14,54,89,113],"result":[15],"needs":[16],"be":[18,24,60],"guaranteed.":[19],"Static":[20],"timing":[21,36],"analysis":[22,37,46],"can":[23],"used":[25],"bound":[27],"the":[28,42,51,82,85,93],"worst-case":[29,68],"execution":[30,69],"tasks.":[33],"However,":[34],"is":[38,45,104],"only":[39],"possible":[40],"if":[41],"processor":[43,57,86],"architecture":[44],"friendly.":[47],"This":[48],"paper":[49],"presents":[50],"T-CREST":[52],"processor,":[53],"real-time":[55],"multicore":[56],"developed":[58],"time-predictable":[61],"an":[63],"easy":[64],"target":[65],"for":[66],"static":[67,107],"analysis.":[71],"We":[72],"present":[73],"how":[74],"achieve":[76],"time-predictability":[77],"at":[78],"all":[79],"levels":[80],"architecture,":[83],"from":[84],"pipeline,":[87],"via":[88],"network-on-chip,":[90],"up":[91],"memory":[94],"controller.":[95],"The":[96],"main":[97],"architectural":[98],"feature":[99],"provide":[101],"predictability":[103],"use":[106],"arbitration":[108],"shared":[110],"resources":[111],"time-division":[114],"multiplexing":[115],"way.":[116]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}