{"id":"https://openalex.org/W2798667535","doi":"https://doi.org/10.23919/date.2018.8342136","title":"An efficient NBTI-aware wake-up strategy for power-gated designs","display_name":"An efficient NBTI-aware wake-up strategy for power-gated designs","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798667535","doi":"https://doi.org/10.23919/date.2018.8342136","mag":"2798667535"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342136","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067464753","display_name":"Kun-Wei Chiu","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kun-Wei Chiu","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011277985","display_name":"Yuguang Chen","orcid":"https://orcid.org/0000-0003-4520-5395"},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Guang Chen","raw_affiliation_strings":["Department of Computer Science and Engineering, Yuan Ze University, Taoyuan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Yuan Ze University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101864424","display_name":"Ing-Chao Lin","orcid":"https://orcid.org/0000-0003-1994-7512"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ing-Chao Lin","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2619,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5593851,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"901","last_page":"904"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wake","display_name":"Wake","score":0.8419615030288696},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.6600437760353088},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5779192447662354},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5714067220687866},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5379996299743652},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.534211277961731},{"id":"https://openalex.org/keywords/surge","display_name":"Surge","score":0.48005446791648865},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4799956977367401},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4296249747276306},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4193479120731354},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.36761897802352905},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30482321977615356},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2561497986316681},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24226656556129456},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14802995324134827},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13663923740386963},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.101806640625}],"concepts":[{"id":"https://openalex.org/C48939323","wikidata":"https://www.wikidata.org/wiki/Q294879","display_name":"Wake","level":2,"score":0.8419615030288696},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.6600437760353088},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5779192447662354},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5714067220687866},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5379996299743652},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.534211277961731},{"id":"https://openalex.org/C154108245","wikidata":"https://www.wikidata.org/wiki/Q287381","display_name":"Surge","level":2,"score":0.48005446791648865},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4799956977367401},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4296249747276306},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4193479120731354},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.36761897802352905},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30482321977615356},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2561497986316681},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24226656556129456},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14802995324134827},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13663923740386963},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.101806640625},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342136","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W602840211","https://openalex.org/W2029562742","https://openalex.org/W2067399555","https://openalex.org/W2079706534","https://openalex.org/W2086839192","https://openalex.org/W2101293217","https://openalex.org/W2142785051","https://openalex.org/W2293815340","https://openalex.org/W2344215120","https://openalex.org/W3151319421"],"related_works":["https://openalex.org/W1999919743","https://openalex.org/W2081382200","https://openalex.org/W2100282217","https://openalex.org/W2157278395","https://openalex.org/W2096191509","https://openalex.org/W2164047446","https://openalex.org/W2126351224","https://openalex.org/W2621684361","https://openalex.org/W3033168326","https://openalex.org/W2609002938"],"abstract_inverted_index":{"The":[0,128],"wake-up":[1,20,54,72,86,92,106,124,138,146],"process":[2],"of":[3,104,117],"a":[4,68,83,95,102,114,135],"power-gated":[5],"design":[6],"may":[7,38,65],"induce":[8],"an":[9],"excessive":[10],"surge":[11,28],"current":[12,29],"and":[13,119],"threaten":[14],"the":[15,32,41,61,90,123,160],"signal":[16],"integrity.":[17],"A":[18],"proper":[19,105],"sequence":[21,55,139],"should":[22],"be":[23],"carefully":[24],"designed":[25],"to":[26,88,134],"avoid":[27],"violations.":[30],"On":[31],"other":[33],"hand,":[34],"PMOS":[35],"sleep":[36],"transistors":[37],"suffer":[39],"from":[40],"negative-bias":[42],"temperature":[43],"instability":[44],"(NBTI)":[45],"effect":[46],"which":[47,64],"results":[48,130],"in":[49,67,78],"decreased":[50],"driving":[51],"current.":[52],"Conventional":[53],"decision":[56],"approaches":[57],"do":[58],"not":[59],"consider":[60],"NBTI":[62],"effect,":[63],"result":[66],"longer":[69],"or":[70],"unacceptable":[71],"time":[73,93,147],"after":[74,113],"circuit":[75,96],"aging.":[76],"Therefore,":[77],"this":[79],"paper,":[80],"we":[81],"propose":[82],"novel":[84],"NBTI-aware":[85],"strategy":[87,99,142],"reduce":[89,144],"average":[91,145],"within":[94],"lifetime.":[97],"Our":[98],"first":[100],"finds":[101],"set":[103],"sequences":[107,125],"for":[108,159],"different":[109],"aging":[110],"scenarios":[111],"(i.e.":[112],"certain":[115],"period":[116],"aging),":[118],"then":[120],"dynamically":[121],"reconfigures":[122],"at":[126],"runtime.":[127],"experimental":[129],"show":[131],"that":[132],"compared":[133],"traditional":[136],"fixed":[137],"approach,":[140],"our":[141],"can":[143],"by":[148],"as":[149,151],"much":[150],"45.04%":[152],"with":[153],"only":[154],"3.7%":[155],"extra":[156],"area":[157],"overhead":[158],"reconfiguration":[161],"structure.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}