{"id":"https://openalex.org/W2798567981","doi":"https://doi.org/10.23919/date.2018.8342132","title":"Fast chip-package-PCB coanalysis methodology for power integrity of multi-domain high-speed memory: A case study","display_name":"Fast chip-package-PCB coanalysis methodology for power integrity of multi-domain high-speed memory: A case study","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798567981","doi":"https://doi.org/10.23919/date.2018.8342132","mag":"2798567981"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342132","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100656386","display_name":"Seungwon Kim","orcid":"https://orcid.org/0000-0002-9016-8792"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seungwon Kim","raw_affiliation_strings":["Department of Electrical Engineering, Ulsan National Institute of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ulsan National Institute of Science and Technology","institution_ids":["https://openalex.org/I48566637"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038419298","display_name":"Ki Jin Han","orcid":"https://orcid.org/0000-0002-7190-8492"},"institutions":[{"id":"https://openalex.org/I205490536","display_name":"Dongguk University","ror":"https://ror.org/057q6n778","country_code":"KR","type":"education","lineage":["https://openalex.org/I205490536"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Ki Jin Han","raw_affiliation_strings":["Division of Electronics and Electrical Engineering, Dongguk University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electronics and Electrical Engineering, Dongguk University","institution_ids":["https://openalex.org/I205490536"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100337285","display_name":"Youngmin Kim","orcid":"https://orcid.org/0000-0001-6399-1719"},"institutions":[{"id":"https://openalex.org/I161024014","display_name":"Kwangwoon University","ror":"https://ror.org/02e9zc863","country_code":"KR","type":"education","lineage":["https://openalex.org/I161024014"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngmin Kim","raw_affiliation_strings":["School of Computer and Information Engineering, Kwangwoon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer and Information Engineering, Kwangwoon University","institution_ids":["https://openalex.org/I161024014"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044543389","display_name":"Seokhyeong Kang","orcid":"https://orcid.org/0000-0003-3015-1806"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seokhyeong Kang","raw_affiliation_strings":["Department of Electrical Engineering, Ulsan National Institute of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ulsan National Institute of Science and Technology","institution_ids":["https://openalex.org/I48566637"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1262,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44571914,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"885","last_page":"888"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.8303897380828857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7057503461837769},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.6074034571647644},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.5759115815162659},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5036441683769226},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4710400402545929},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4686077833175659},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.43740102648735046},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43632039427757263},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34297823905944824},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34265661239624023},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.17138314247131348},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13765862584114075}],"concepts":[{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.8303897380828857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7057503461837769},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.6074034571647644},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.5759115815162659},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5036441683769226},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4710400402545929},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4686077833175659},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.43740102648735046},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43632039427757263},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34297823905944824},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34265661239624023},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.17138314247131348},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13765862584114075},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.23919/date.2018.8342132","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/98325","is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/98325","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference"},{"id":"pmh:oai:scholarworks.unist.ac.kr:201301/34789","is_oa":false,"landing_page_url":"https://scholarworks.unist.ac.kr/handle/201301/34789","pdf_url":null,"source":{"id":"https://openalex.org/S4306401118","display_name":"Scholarworks@UNIST (Ulsan National Institute of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48566637","host_organization_name":"Ulsan National Institute of Science and Technology","host_organization_lineage":["https://openalex.org/I48566637"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"CONFERENCE"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1593525474","https://openalex.org/W2069901078","https://openalex.org/W2095813283","https://openalex.org/W2125117676","https://openalex.org/W2149462689","https://openalex.org/W2512825462","https://openalex.org/W2548446476","https://openalex.org/W2759349921"],"related_works":["https://openalex.org/W2965410099","https://openalex.org/W4235454973","https://openalex.org/W4386105410","https://openalex.org/W2250058922","https://openalex.org/W2148913576","https://openalex.org/W3097351224","https://openalex.org/W2385649681","https://openalex.org/W2164938154","https://openalex.org/W1987899475","https://openalex.org/W2533759086"],"abstract_inverted_index":{"The":[0],"power":[1,102],"integrity":[2,103],"of":[3,17,59,101],"high-speed":[4,83],"interfaces":[5],"is":[6,30,52],"an":[7],"increasingly":[8],"important":[9],"issue":[10],"in":[11,32,35,64],"mobile":[12],"memory":[13,84],"systems.":[14],"However,":[15],"because":[16],"complicated":[18],"design":[19,50],"variations":[20],"such":[21],"as":[22],"adjacent":[23],"VDD":[24],"domain":[25],"coupling,":[26],"conventional":[27,41,122],"case-specific":[28],"modeling":[29],"limited":[31],"analyzing":[33],"trends":[34],"results":[36,104],"from":[37,105],"parametric":[38,94],"variations.":[39],"Moreover,":[40],"industrial":[42],"methods":[43],"can":[44,97],"be":[45],"simulated":[46],"only":[47],"after":[48],"the":[49,99,121],"layout":[51],"completed":[53],"and":[54,108,112],"it":[55,113],"requires":[56],"a":[57,75,88,115],"lot":[58],"back-annotation":[60],"processes,":[61],"which":[62],"result":[63],"delayed":[65],"delays":[66],"time":[67],"to":[68,80,120],"market.":[69],"In":[70],"this":[71],"paper,":[72],"we":[73],"propose":[74],"chip-package-PCB":[76],"coanalysis":[77],"methodology":[78,124],"applied":[79],"our":[81],"multi-domain":[82],"system":[85],"model":[86,96],"with":[87],"current":[89],"generation":[90],"method.":[91],"Our":[92],"proposed":[93],"simulation":[95],"analyze":[98],"tendency":[100],"variable":[106],"sweeps":[107],"Monte":[109],"Carlo":[110],"simulations,":[111],"shows":[114],"significantly":[116],"reduced":[117],"runtime":[118],"compared":[119],"EDA":[123],"under":[125],"JEDEC":[126],"LPPDR4":[127],"environment.":[128]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}