{"id":"https://openalex.org/W2799245523","doi":"https://doi.org/10.23919/date.2018.8342131","title":"A parameterized timing-aware flip-flop merging algorithm for clock power reduction","display_name":"A parameterized timing-aware flip-flop merging algorithm for clock power reduction","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799245523","doi":"https://doi.org/10.23919/date.2018.8342131","mag":"2799245523"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342131","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086170662","display_name":"Chaochao Feng","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chaochao Feng","raw_affiliation_strings":["School of Computer, National University of Defense Technology, Changsha 410073, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer, National University of Defense Technology, Changsha 410073, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009829973","display_name":"Daheng Yue","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Daheng Yue","raw_affiliation_strings":["School of Computer, National University of Defense Technology, Changsha 410073, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer, National University of Defense Technology, Changsha 410073, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zhenyu Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenyu Zhao","raw_affiliation_strings":["School of Computer, National University of Defense Technology, Changsha 410073, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer, National University of Defense Technology, Changsha 410073, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052191449","display_name":"Zhuofan Liao","orcid":"https://orcid.org/0000-0002-0151-7963"},"institutions":[{"id":"https://openalex.org/I56934997","display_name":"Changsha University of Science and Technology","ror":"https://ror.org/03yph8055","country_code":"CN","type":"education","lineage":["https://openalex.org/I56934997"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhuofan Liao","raw_affiliation_strings":["School of Computer and Communication Engineering, Changsha University of Science & Technology, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer and Communication Engineering, Changsha University of Science & Technology, China","institution_ids":["https://openalex.org/I56934997"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"881","last_page":"884"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6601340770721436},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5995632410049438},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.558146595954895},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5502241253852844},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5278584361076355},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5017640590667725},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.496905118227005},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4961853623390198},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40678396821022034},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3867241144180298},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3300771713256836},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3208589255809784},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.28288769721984863},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1578902006149292},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14767146110534668},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08162844181060791}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6601340770721436},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5995632410049438},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.558146595954895},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5502241253852844},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5278584361076355},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5017640590667725},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.496905118227005},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4961853623390198},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40678396821022034},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3867241144180298},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3300771713256836},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3208589255809784},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28288769721984863},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1578902006149292},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14767146110534668},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08162844181060791},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342131","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1917288656","https://openalex.org/W1994660004","https://openalex.org/W2041532085","https://openalex.org/W2063006063","https://openalex.org/W2094574087","https://openalex.org/W2095166045","https://openalex.org/W2138545737","https://openalex.org/W2150499679","https://openalex.org/W2404274178","https://openalex.org/W2626142696","https://openalex.org/W4245154887","https://openalex.org/W4249004757","https://openalex.org/W4254521933","https://openalex.org/W6674037320","https://openalex.org/W6676080572"],"related_works":["https://openalex.org/W2262031297","https://openalex.org/W2024069812","https://openalex.org/W2025474644","https://openalex.org/W2733322820","https://openalex.org/W2056378213","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2163601309","https://openalex.org/W2497016410","https://openalex.org/W4244551607"],"abstract_inverted_index":{"In":[0,25],"modern":[1],"integrated":[2],"circuits,":[3],"the":[4,12,79,83,88,101,106,133,137,151,175,194],"clock":[5,37,54],"power":[6,16,38,123,146,186,204],"contributes":[7],"a":[8,28],"dominant":[9],"part":[10],"of":[11,59,81],"chip":[13],"power.":[14],"Clock":[15],"can":[17,71,115],"be":[18,72],"reduced":[19],"effectively":[20],"by":[21],"utilizing":[22],"multi-bit":[23,46],"flip-flops.":[24],"this":[26,198],"paper,":[27],"parameterized":[29],"timing-aware":[30],"flip-flop":[31],"merging":[32],"algorithm":[33,70],"is":[34,132,171,193],"proposed":[35],"for":[36,136,197],"reduction.":[39],"The":[40,69,188],"single-bit":[41],"flip-flops":[42,47],"are":[43],"merged":[44],"into":[45],"after":[48],"placement":[49],"&":[50],"optimization":[51],"and":[52,66,87,112,120,144,162],"before":[53],"network":[55],"synthesis":[56],"with":[57,74,100,108,153],"consideration":[58],"function":[60],"information,":[61,64],"scan":[62],"chain":[63],"distance":[65,89,163,189],"timing":[67,85,160,168,177],"constraints.":[68],"configured":[73],"different":[75,158],"parameters,":[76],"such":[77],"as":[78,179,181],"bit-number":[80],"MBFF,":[82,105],"setup":[84,159,176],"margin":[86,178,190],"margin.":[90],"Experimental":[91],"results":[92],"under":[93,156],"an":[94],"industrial":[95],"design":[96,103,107,138,200],"show":[97],"that":[98],"compared":[99],"basic":[102],"without":[104],"2-bit,":[109],"4-bit,":[110],"6-bit,":[111],"8-bit":[113],"MBFFs":[114],"save":[116],"7.5%,":[117],"12%,":[118],"11.8%":[119],"11.1%":[121],"total":[122,145],"consumption":[124],"respectively.":[125],"Using":[126],"MBFF4":[127,154],"to":[128,173,183,201],"replace":[129],"1-bit":[130],"FFs":[131],"best":[134,185,195],"choice":[135,196],"optimization,":[139],"which":[140],"achieves":[141],"minimum":[142,203],"area":[143],"consumption.":[147,205],"We":[148],"also":[149],"compare":[150],"designs":[152],"replacement":[155],"five":[157],"margins":[161],"margins.":[164],"Without":[165],"violating":[166],"any":[167],"constraint,":[169],"it":[170],"better":[172],"set":[174],"small":[180],"possible":[182],"achieve":[184,202],"optimization.":[187],"(I00\u03bcm,":[191],"30\u03bcm)":[192],"industry":[199]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-21T08:15:58.654021","created_date":"2025-10-10T00:00:00"}
