{"id":"https://openalex.org/W2798604098","doi":"https://doi.org/10.23919/date.2018.8342124","title":"Online analysis of debug trace data for embedded systems","display_name":"Online analysis of debug trace data for embedded systems","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798604098","doi":"https://doi.org/10.23919/date.2018.8342124","mag":"2798604098"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342124","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079870112","display_name":"Normann Decker","orcid":null},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Normann Decker","raw_affiliation_strings":["ISP, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"],"affiliations":[{"raw_affiliation_string":"ISP, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050879852","display_name":"Boris Dreyer","orcid":"https://orcid.org/0000-0001-5772-2168"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Boris Dreyer","raw_affiliation_strings":["Computer Systems Group, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Systems Group, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075034280","display_name":"Philip Gottschling","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Philip Gottschling","raw_affiliation_strings":["Computer Systems Group, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Systems Group, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005076278","display_name":"Christian Hochberger","orcid":"https://orcid.org/0000-0001-5516-7826"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Hochberger","raw_affiliation_strings":["Computer Systems Group, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Systems Group, Technische Universit\u00e4t Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101751419","display_name":"Alexander Lange","orcid":"https://orcid.org/0000-0001-9281-9678"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Alexander Lange","raw_affiliation_strings":["Accemic Technologies GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"Accemic Technologies GmbH, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002397514","display_name":"Martin Leucker","orcid":"https://orcid.org/0000-0002-3696-9222"},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Leucker","raw_affiliation_strings":["ISP, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"],"affiliations":[{"raw_affiliation_string":"ISP, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081648154","display_name":"Torben Scheffel","orcid":"https://orcid.org/0000-0003-4744-8294"},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Torben Scheffel","raw_affiliation_strings":["ISP, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany"],"affiliations":[{"raw_affiliation_string":"ISP, Universit\u00e4t zu L\u00fcbeck, L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028784000","display_name":"Simon Wegener","orcid":"https://orcid.org/0000-0001-9236-073X"},"institutions":[{"id":"https://openalex.org/I4210149230","display_name":"AbsInt (Germany)","ror":"https://ror.org/049gbsq65","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210149230"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Simon Wegener","raw_affiliation_strings":["AbsInt Angewandte Informatik GmbH, Saarbr\u00fccken, Germany"],"affiliations":[{"raw_affiliation_string":"AbsInt Angewandte Informatik GmbH, Saarbr\u00fccken, Germany","institution_ids":["https://openalex.org/I4210149230"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058275403","display_name":"Alexander Wei\u00df","orcid":"https://orcid.org/0000-0003-1029-1297"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Alexander Weiss","raw_affiliation_strings":["Accemic Technologies GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"Accemic Technologies GmbH, Germany","institution_ids":["https://openalex.org/I137594350"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5079870112"],"corresponding_institution_ids":["https://openalex.org/I9341345"],"apc_list":null,"apc_paid":null,"fwci":4.6224,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.95387709,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"851","last_page":"856"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8807360529899597},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7749677896499634},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.7564733028411865},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.7226541042327881},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.7195155024528503},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6057190895080566},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5912801027297974},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5100417733192444},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48803988099098206},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4418456256389618},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14914017915725708},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09292376041412354}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8807360529899597},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7749677896499634},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.7564733028411865},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.7226541042327881},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.7195155024528503},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6057190895080566},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5912801027297974},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5100417733192444},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48803988099098206},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4418456256389618},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14914017915725708},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09292376041412354},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342124","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W209085883","https://openalex.org/W2008814834","https://openalex.org/W2027769154","https://openalex.org/W2030660170","https://openalex.org/W2103820503","https://openalex.org/W2113811400","https://openalex.org/W2146966061","https://openalex.org/W2311992870","https://openalex.org/W2543022537","https://openalex.org/W2575620982","https://openalex.org/W2729843024","https://openalex.org/W2730607375","https://openalex.org/W2767243782","https://openalex.org/W6732058312"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2388687068","https://openalex.org/W2993910401","https://openalex.org/W2068239131"],"abstract_inverted_index":{"Modern":[0],"multi-core":[1],"Systems-on-Chip":[2],"(SoC)":[3],"provide":[4],"very":[5,21],"high":[6],"computational":[7],"power.":[8],"On":[9],"the":[10,34,38,54,58,60,78,98,107],"downside,":[11],"they":[12],"are":[13],"hard":[14],"to":[15,23,43,63,96],"debug":[16],"and":[17],"it":[18,70],"is":[19,26,94],"often":[20],"difficult":[22],"understand":[24],"what":[25],"going":[27],"on":[28],"in":[29,101],"these":[30],"chips":[31],"because":[32],"of":[33,106,109],"limited":[35],"observability":[36],"inside":[37],"SoC.":[39],"Chip":[40],"manufacturers":[41],"try":[42],"compensate":[44],"this":[45,66,86,118],"difficulty":[46],"by":[47,117],"providing":[48],"highly":[49],"compressed":[50],"trace":[51,99],"data":[52,67,100],"from":[53],"individual":[55],"cores.":[56],"In":[57,85],"past,":[59],"common":[61],"way":[62],"deal":[64],"with":[65],"was":[68],"storing":[69],"for":[71],"later":[72],"offline":[73],"analysis,":[74],"which":[75],"severely":[76],"limits":[77],"time":[79],"span":[80],"that":[81,93],"can":[82],"be":[83],"observed.":[84],"contribution,":[87],"we":[88,113],"present":[89],"an":[90],"FPGA-based":[91],"solution":[92],"able":[95],"process":[97],"real-time,":[102],"enabling":[103],"continuous":[104],"observation":[105],"state":[108],"a":[110],"core.":[111],"Moreover,":[112],"discuss":[114],"applications":[115],"enabled":[116],"technology.":[119]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}