{"id":"https://openalex.org/W2799071491","doi":"https://doi.org/10.23919/date.2018.8342112","title":"Row-buffer hit harvesting in orchestrated last-level cache and DRAM scheduling for heterogeneous multicore systems","display_name":"Row-buffer hit harvesting in orchestrated last-level cache and DRAM scheduling for heterogeneous multicore systems","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799071491","doi":"https://doi.org/10.23919/date.2018.8342112","mag":"2799071491"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342112","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342112","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016583968","display_name":"Yang Song","orcid":"https://orcid.org/0000-0003-3455-2885"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yang Song","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059419701","display_name":"Olivier Alavoine","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I4210111675","display_name":"Market Matters","ror":"https://ror.org/021yan307","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210111675"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Olivier Alavoine","raw_affiliation_strings":["Qualcomm Inc., San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm Inc., San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596","https://openalex.org/I4210111675"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061781904","display_name":"Bill Lin","orcid":"https://orcid.org/0000-0003-0965-7247"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bill Lin","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016583968"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":0.5049,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.5933757,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"779","last_page":"784"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8414403796195984},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7367777228355408},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6489848494529724},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6204686760902405},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.574049711227417},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5693536996841431},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5362657308578491},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5061189532279968},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.505683183670044},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.432778924703598},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41717758774757385},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.40041595697402954},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.32132938504219055},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.21396216750144958},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.21167704463005066},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1303141713142395}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8414403796195984},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7367777228355408},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6489848494529724},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6204686760902405},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.574049711227417},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5693536996841431},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5362657308578491},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5061189532279968},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.505683183670044},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.432778924703598},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41717758774757385},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.40041595697402954},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.32132938504219055},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.21396216750144958},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.21167704463005066},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1303141713142395}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342112","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342112","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W2006979068","https://openalex.org/W2007929622","https://openalex.org/W2026517532","https://openalex.org/W2034256066","https://openalex.org/W2077178780","https://openalex.org/W2100011668","https://openalex.org/W2115172404","https://openalex.org/W2143823686","https://openalex.org/W2166263440","https://openalex.org/W2394805807","https://openalex.org/W6659083272"],"related_works":["https://openalex.org/W2555826082","https://openalex.org/W4288804802","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2172300487","https://openalex.org/W2154976966","https://openalex.org/W2216509856","https://openalex.org/W2624248631"],"abstract_inverted_index":{"In":[0,128,197],"heterogeneous":[1,32],"multicore":[2],"systems,":[3],"the":[4,8,17,19,22,41,49,57,66,69,109,125,138,139,170,174,201,209],"memory":[5,29,50,85,98,110,135,148,176,211],"subsystem,":[6,51],"including":[7],"last-level":[9,42,58,70,126,140,204],"cache":[10,38,45,59,71,116,141,155,205],"and":[11,21,60,72,81,102,118,142,184],"DRAM,":[12],"is":[13,90,112],"widely":[14],"shared":[15],"among":[16],"CPU,":[18],"GPU,":[20],"real-time":[23],"cores.":[24],"Due":[25],"to":[26,92,124,190],"their":[27],"distinct":[28],"traffic":[30],"patterns,":[31],"cores":[33],"result":[34],"in":[35,106,154],"more":[36],"frequent":[37],"misses":[39,46,117],"at":[40],"cache.":[43,127],"As":[44],"travel":[47],"through":[48],"two":[52],"schedulers":[53],"are":[54,122],"involved":[55],"for":[56,97,137],"DRAM":[61,73,107,119,143,179,186],"respectively.":[62],"Prior":[63],"studies":[64],"treated":[65],"scheduling":[67,88,95],"of":[68,84,114,178,203],"as":[74],"independent":[75],"stages.":[76],"However,":[77],"with":[78,144],"no":[79],"orchestration":[80],"limited":[82],"visibility":[83],"traffic,":[86],"neither":[87],"stage":[89],"able":[91],"ensure":[93],"optimal":[94],"decisions":[96],"efficiency.":[99],"Unnecessary":[100],"precharges":[101],"row":[103],"activations":[104],"happen":[105],"when":[108],"scheduler":[111,149],"ignorant":[113],"incoming":[115],"row-buffer":[120,151],"states":[121],"invisible":[123],"this":[129],"paper,":[130],"we":[131,199],"propose":[132],"a":[133],"unified":[134],"controller":[136,172],"orchestrated":[145],"schedulers.":[146],"The":[147],"harvests":[150],"hit":[152],"opportunities":[153],"request":[156],"buffers":[157],"during":[158],"spare":[159],"time":[160],"without":[161],"inducing":[162],"significant":[163],"implementation":[164],"cost.":[165],"Extensive":[166],"evaluations":[167],"show":[168],"that":[169],"proposed":[171,210],"improves":[173],"total":[175],"bandwidth":[177],"by":[180,188],"16.8%":[181],"on":[182,208],"average":[183],"saves":[185],"energy":[187],"up":[189],"29.7%":[191],"while":[192],"achieving":[193],"comparable":[194],"CPU":[195],"IPC.":[196],"addition,":[198],"explore":[200],"impact":[202],"bypassing":[206],"techniques":[207],"controller.":[212]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}