{"id":"https://openalex.org/W2798516839","doi":"https://doi.org/10.23919/date.2018.8342087","title":"AMS verification methodology regarding supply modulation in RF SoCs induced by digital standard cells","display_name":"AMS verification methodology regarding supply modulation in RF SoCs induced by digital standard cells","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798516839","doi":"https://doi.org/10.23919/date.2018.8342087","mag":"2798516839"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342087","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003604689","display_name":"Fabian Speicher","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Fabian Speicher","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066227386","display_name":"Jonas Meier","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jonas Meier","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082365922","display_name":"Soheil Aghaie","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Soheil Aghaie","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033528054","display_name":"Ralf Wunderlich","orcid":"https://orcid.org/0000-0001-5841-6293"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralf Wunderlich","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039003474","display_name":"Stefan Heinen","orcid":"https://orcid.org/0009-0001-7568-8116"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Heinen","raw_affiliation_strings":["Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Analog Circuits and RF Systems, RWTH Aachen University, Aachen","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5003604689"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.3924,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6220408,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"633","last_page":"636"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6536614894866943},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6099276542663574},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5826160311698914},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5428573489189148},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.48625338077545166},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.451728492975235},{"id":"https://openalex.org/keywords/feedthrough","display_name":"Feedthrough","score":0.43297111988067627},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.41987258195877075},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3231939971446991},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2931702733039856},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2906486988067627},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27796465158462524},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.16251978278160095},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15408724546432495}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6536614894866943},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6099276542663574},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5826160311698914},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5428573489189148},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.48625338077545166},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.451728492975235},{"id":"https://openalex.org/C2777303812","wikidata":"https://www.wikidata.org/wiki/Q5441253","display_name":"Feedthrough","level":2,"score":0.43297111988067627},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.41987258195877075},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3231939971446991},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2931702733039856},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2906486988067627},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27796465158462524},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.16251978278160095},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15408724546432495}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date.2018.8342087","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.rwth-aachen.de:728731","is_oa":false,"landing_page_url":"https://publications.rwth-aachen.de/search?p=id:%22RWTH-2018-225885%22","pdf_url":null,"source":{"id":"https://openalex.org/S4306401033","display_name":"RWTH Publications (RWTH Aachen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887968799","host_organization_name":"RWTH Aachen University","host_organization_lineage":["https://openalex.org/I887968799"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Piscataway, NJ : IEEE, Design Automation and Test in Europe Conference and Exhibition 633-636 (2018). doi:10.23919/DATE.2018.8342087","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6800000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1602009396","https://openalex.org/W1894603312","https://openalex.org/W1992172957","https://openalex.org/W2094970370","https://openalex.org/W2170149014","https://openalex.org/W4243164749"],"related_works":["https://openalex.org/W2178512053","https://openalex.org/W24944685","https://openalex.org/W1409994759","https://openalex.org/W2155174752","https://openalex.org/W6024065","https://openalex.org/W2001793344","https://openalex.org/W2141681810","https://openalex.org/W2136813515","https://openalex.org/W2519098309","https://openalex.org/W4245873118"],"abstract_inverted_index":{"Nanoscale":[0],"CMOS":[1],"enables":[2],"and":[3,33,56,149],"forces":[4],"the":[5,26,29,52,61,89,92,118,129,134,145,155,168,183],"use":[6],"of":[7,28,39,122,131,141,154,162],"digital-centric":[8,179],"RF":[9,156],"architectures,":[10],"where":[11],"timing":[12],"resolution":[13],"is":[14,99,115,171,175],"traded":[15],"for":[16,88,105],"analog":[17,34,62],"resolution.":[18],"Simultaneously,":[19],"digital":[20,32,53,90,97,146],"circuits":[21],"act":[22],"as":[23,65,137,139],"aggressors":[24],"endangering":[25],"performance":[27],"time":[30],"continuous":[31],"parts.":[35],"The":[36,173],"switching":[37,98,132],"activities":[38],"logic":[40,107],"cells":[41,108],"result":[42],"in":[43,51],"power":[44,112],"supply":[45,113,135,142],"variations":[46,143],"which":[47],"lead":[48],"to":[49,60,83,111,152,181],"jitter":[50],"signal":[54],"paths":[55],"causes":[57],"interferers":[58],"coupling":[59],"paths,":[63],"appearing":[64],"e.g.":[66],"phase":[67],"noise,":[68],"crosstalk,":[69],"unwanted":[70],"frequency":[71],"conversion,":[72],"etc.":[73],"Since":[74],"todays":[75],"commonly":[76],"used":[77],"AMS":[78,165],"simulation":[79,161],"methods":[80],"are":[81],"limited":[82],"register-transfer":[84],"level":[85],"(RTL)":[86],"models":[87],"domain,":[91],"electrical":[93],"behavior":[94],"caused":[95],"by":[96],"not":[100],"considered.":[101],"Here,":[102],"a":[103,123,178],"method":[104,174],"modeling":[106],"with":[109],"regard":[110],"noise":[114],"presented":[116],"using":[117],"available":[119],"characterization":[120],"data":[121],"standard":[124],"cell":[125],"library.":[126],"It":[127],"covers":[128],"influence":[130],"on":[133,144,177,185],"voltage":[136],"well":[138],"influences":[140],"path":[147],"delay":[148],"their":[150],"feedthrough":[151],"blocks":[153],"domain.":[157],"A":[158],"fast":[159],"event-driven":[160],"an":[163],"entire":[164],"system":[166,186],"regarding":[167],"mentioned":[169],"aspects":[170],"enabled.":[172],"demonstrated":[176],"transmitter":[180],"detect":[182],"effects":[184],"level.":[187]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}