{"id":"https://openalex.org/W2799158414","doi":"https://doi.org/10.23919/date.2018.8342080","title":"A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs","display_name":"A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2799158414","doi":"https://doi.org/10.23919/date.2018.8342080","mag":"2799158414"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342080","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://tud.qucosa.de/id/qucosa%3A76835","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075349265","display_name":"Shubham Rai","orcid":"https://orcid.org/0000-0002-6522-5628"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Shubham Rai","raw_affiliation_strings":["CfAED Technische Universit\u00e4t Dresden, Dresden, Germany","Chair For Processor Design, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"CfAED Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Chair For Processor Design, Dresden, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057138409","display_name":"Ansh Rupani","orcid":"https://orcid.org/0000-0003-2610-197X"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ansh Rupani","raw_affiliation_strings":["BITS, Pilani, India","Chair For Processor Design, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"BITS, Pilani, India","institution_ids":["https://openalex.org/I74796645"]},{"raw_affiliation_string":"Chair For Processor Design, Dresden, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091157874","display_name":"Dennis Walter","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dennis Walter","raw_affiliation_strings":["Chair of Highly-Parallel VLSI Systems and Neuro-Microelectronics, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI Systems and Neuro-Microelectronics, Dresden, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060193481","display_name":"Michael Raitza","orcid":"https://orcid.org/0000-0003-2370-4054"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Raitza","raw_affiliation_strings":["CfAED Technische Universit\u00e4t Dresden, Dresden, Germany","Chair For Processor Design, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"CfAED Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Chair For Processor Design, Dresden, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072091404","display_name":"Andr\u00e9 Heinzig","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andre Heinzig","raw_affiliation_strings":["CfAED Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"CfAED Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011160044","display_name":"Tim Baldauf","orcid":"https://orcid.org/0000-0002-9834-7859"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]},{"id":"https://openalex.org/I4210165059","display_name":"Hochschule f\u00fcr Technik und Wirtschaft Dresden \u2013 University of Applied Sciences","ror":"https://ror.org/05q5pk319","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210165059"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tim Baldauf","raw_affiliation_strings":["CfAED Technische Universit\u00e4t Dresden, Dresden, Germany","HTW-Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"CfAED Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"HTW-Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I4210165059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003486126","display_name":"Jens Trommer","orcid":"https://orcid.org/0000-0003-2972-438X"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Trommer","raw_affiliation_strings":["Namlab gGmbH, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Namlab gGmbH, Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071241846","display_name":"Christian Mayr","orcid":"https://orcid.org/0000-0003-3502-0872"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Christian Mayr","raw_affiliation_strings":["Chair of Highly-Parallel VLSI Systems and Neuro-Microelectronics, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Highly-Parallel VLSI Systems and Neuro-Microelectronics, Dresden, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101914544","display_name":"W. Weber","orcid":"https://orcid.org/0000-0001-9504-5671"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]},{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Walter M. Weber","raw_affiliation_strings":["CfAED Technische Universit\u00e4t Dresden, Dresden, Germany","Namlab gGmbH, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"CfAED Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Namlab gGmbH, Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["CfAED Technische Universit\u00e4t Dresden, Dresden, Germany","Chair For Processor Design, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"CfAED Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Chair For Processor Design, Dresden, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5075349265"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":2.4853,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.89732632,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"605","last_page":"608"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5970206260681152},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5771961212158203},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5340335369110107},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5322855114936829},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5260229706764221},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4730372130870819},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.46550872921943665},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.46262550354003906},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40277907252311707},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.354203999042511},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3274139165878296},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3064749836921692},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2250586450099945},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14271578192710876},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08156859874725342}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5970206260681152},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5771961212158203},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5340335369110107},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5322855114936829},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5260229706764221},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4730372130870819},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.46550872921943665},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.46262550354003906},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40277907252311707},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.354203999042511},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3274139165878296},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3064749836921692},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2250586450099945},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14271578192710876},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08156859874725342}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.23919/date.2018.8342080","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:qucosa:de:qucosa:76835","is_oa":true,"landing_page_url":"https://tud.qucosa.de/id/qucosa%3A76835","pdf_url":null,"source":{"id":"https://openalex.org/S4377196312","display_name":"Qucosa (Saxon State and University Library Dresden)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I3132420320","host_organization_name":"SLUB Dresden","host_organization_lineage":["https://openalex.org/I3132420320"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"doc-type:Text"}],"best_oa_location":{"id":"pmh:oai:qucosa:de:qucosa:76835","is_oa":true,"landing_page_url":"https://tud.qucosa.de/id/qucosa%3A76835","pdf_url":null,"source":{"id":"https://openalex.org/S4377196312","display_name":"Qucosa (Saxon State and University Library Dresden)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I3132420320","host_organization_name":"SLUB Dresden","host_organization_lineage":["https://openalex.org/I3132420320"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"doc-type:Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1483713538","https://openalex.org/W1528837436","https://openalex.org/W2055215434","https://openalex.org/W2066748541","https://openalex.org/W2117181658","https://openalex.org/W2120000030","https://openalex.org/W2126596980","https://openalex.org/W2132054756","https://openalex.org/W2322754293","https://openalex.org/W2346682451","https://openalex.org/W2384779455","https://openalex.org/W2535574708","https://openalex.org/W2574807302","https://openalex.org/W2585814860","https://openalex.org/W2587608034","https://openalex.org/W4238718488","https://openalex.org/W4240435109","https://openalex.org/W6733422786"],"related_works":["https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W4200537776","https://openalex.org/W4389544600","https://openalex.org/W4252660273","https://openalex.org/W3147061323","https://openalex.org/W2132668926","https://openalex.org/W2118796996","https://openalex.org/W2098419840","https://openalex.org/W1966764473"],"abstract_inverted_index":{"Silicon":[0],"Nanowire":[1],"(SiNW)":[2],"based":[3,85,139,165],"reconfigurable":[4,129],"field-effect":[5],"transistors":[6],"(RFETs)":[7],"provide":[8],"an":[9],"additional":[10],"gate":[11,16],"terminal":[12],"called":[13],"the":[14,19,28,35,107,119,131,163,191],"program":[15],"which":[17],"gives":[18],"freedom":[20],"of":[21,92,109,121,146,155,173,178,193],"programming":[22],"p-type":[23],"or":[24],"n-type":[25],"functionality":[26,41],"for":[27,65,83,125,137,148,157],"same":[29],"device":[30,52],"at":[31],"runtime.":[32],"This":[33,45],"enables":[34],"circuit":[36],"designers":[37],"to":[38,102,181],"pack":[39],"more":[40,143],"per":[42],"computational":[43],"unit.":[44],"saves":[46],"processing":[47],"costs":[48],"as":[49],"only":[50],"one":[51],"type":[53],"is":[54,141],"required,":[55],"and":[56,59,80,96,135,170],"no":[57],"doping":[58],"associated":[60],"lithography":[61],"steps":[62],"are":[63],"needed":[64],"this":[66,69],"technology.":[67],"In":[68],"paper,":[70],"we":[71,152],"present":[72],"a":[73,168,187],"complete":[74],"design":[75],"flow":[76],"including":[77],"both":[78],"logic":[79,93],"physical":[81],"synthesis":[82],"circuits":[84,140],"on":[86],"SiNW":[87,138,164],"RFETs.":[88],"We":[89,115],"propose":[90],"layouts":[91],"gates,":[94],"Liberty":[95],"LEF":[97],"(Library":[98],"Exchange":[99],"Format)":[100],"files":[101],"enable":[103],"further":[104],"research":[105],"in":[106,118],"domain":[108],"these":[110,126],"novel,":[111],"functionally":[112],"enhanced":[113],"transistors.":[114],"show":[116],"that":[117,145],"first":[120],"its":[122],"kind":[123],"comparison,":[124],"fully":[127],"symmetrical":[128],"transistors,":[130],"area":[132,160,195],"after":[133],"placement":[134],"routing":[136],"17%":[142],"than":[144],"CMOS":[147],"MCNC":[149],"benchmarks.":[150],"Further,":[151],"discuss":[153],"areas":[154],"improvement":[156],"obtaining":[158],"better":[159],"results":[161],"from":[162,167],"RFETs":[166],"fabrication":[169],"technology":[171],"point":[172],"view.":[174],"The":[175],"future":[176],"use":[177],"self-aligned":[179],"techniques":[180],"structure":[182],"two":[183],"independent":[184],"gates":[185],"within":[186],"smaller":[188],"pitch":[189],"holds":[190],"promise":[192],"substantial":[194],"reduction.":[196]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}