{"id":"https://openalex.org/W2798422894","doi":"https://doi.org/10.23919/date.2018.8342077","title":"FusionCache: Using LLC tags for DRAM cache","display_name":"FusionCache: Using LLC tags for DRAM cache","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798422894","doi":"https://doi.org/10.23919/date.2018.8342077","mag":"2798422894"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342077","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342077","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074446537","display_name":"Evangelos Vasilakis","orcid":null},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Evangelos Vasilakis","raw_affiliation_strings":["CSE Dept, Chalmers University of Technology, Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"CSE Dept, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024860434","display_name":"Vassilis Papaefstathiou","orcid":"https://orcid.org/0000-0002-5443-6470"},"institutions":[{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vassilis Papaefstathiou","raw_affiliation_strings":["Foundation for Research and Technology \u2014 Hellas (FORTH), Heraklion, Greece"],"affiliations":[{"raw_affiliation_string":"Foundation for Research and Technology \u2014 Hellas (FORTH), Heraklion, Greece","institution_ids":["https://openalex.org/I8901234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043427541","display_name":"Pedro Trancoso","orcid":"https://orcid.org/0000-0002-2776-9253"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Pedro Trancoso","raw_affiliation_strings":["CSE Dept, Chalmers University of Technology, Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"CSE Dept, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087174287","display_name":"Ioannis Sourdis","orcid":"https://orcid.org/0000-0002-0452-3664"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Ioannis Sourdis","raw_affiliation_strings":["CSE Dept, Chalmers University of Technology, Gothenburg, Sweden"],"affiliations":[{"raw_affiliation_string":"CSE Dept, Chalmers University of Technology, Gothenburg, Sweden","institution_ids":["https://openalex.org/I66862912"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5074446537"],"corresponding_institution_ids":["https://openalex.org/I66862912"],"apc_list":null,"apc_paid":null,"fwci":0.5254,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61052753,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"593","last_page":"596"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8402919769287109},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7888614535331726},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7246564626693726},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.669819712638855},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.6020702719688416},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.601069986820221},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5487754940986633},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5385059118270874},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49686935544013977},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4886839687824249},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4871473014354706},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.4819062054157257},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4736006557941437},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4704046845436096},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4101918041706085},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.39450299739837646},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3233909606933594},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.14228761196136475},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.13804641366004944},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.1274797022342682},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.06712442636489868}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8402919769287109},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7888614535331726},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7246564626693726},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.669819712638855},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.6020702719688416},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.601069986820221},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5487754940986633},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5385059118270874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49686935544013977},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4886839687824249},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4871473014354706},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.4819062054157257},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4736006557941437},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4704046845436096},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4101918041706085},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.39450299739837646},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3233909606933594},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.14228761196136475},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.13804641366004944},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.1274797022342682},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.06712442636489868},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.23919/date.2018.8342077","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342077","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:research.chalmers.se:503955","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/503955","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:research.chalmers.se:509107","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/509107","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1964857732","https://openalex.org/W2010540152","https://openalex.org/W2036403064","https://openalex.org/W2036853599","https://openalex.org/W2101756288","https://openalex.org/W2103760115","https://openalex.org/W2112121929","https://openalex.org/W2131413854","https://openalex.org/W2134633067","https://openalex.org/W2148797773","https://openalex.org/W2150073849","https://openalex.org/W2152933730","https://openalex.org/W2153456949","https://openalex.org/W3015385986","https://openalex.org/W3139689176","https://openalex.org/W4235580647","https://openalex.org/W4239813889"],"related_works":["https://openalex.org/W4394826477","https://openalex.org/W2141363922","https://openalex.org/W2399041033","https://openalex.org/W2081928868","https://openalex.org/W2072955902","https://openalex.org/W12620440","https://openalex.org/W2000122388","https://openalex.org/W2088347047","https://openalex.org/W4247823503","https://openalex.org/W2162744059"],"abstract_inverted_index":{"DRAM":[0,59,80,90,110,120,143,163,168],"caches":[1],"have":[2],"been":[3],"shown":[4],"to":[5,10,87,99,156],"be":[6,154],"an":[7,137],"effective":[8],"way":[9],"utilize":[11],"the":[12,24,73,79,89,93,100,124,127,142,162,176],"bandwidth":[13],"and":[14,26,49],"capacity":[15],"of":[16,30,72,126,147,161],"3D":[17],"stacked":[18],"DRAM.":[19],"Although":[20],"they":[21],"can":[22],"capture":[23],"spatial":[25],"temporal":[27],"data":[28],"locality":[29],"applications,":[31],"their":[32,45],"access":[33,47,84,101,157],"latency":[34,48,174],"is":[35,63],"still":[36],"substantially":[37],"higher":[38],"than":[39],"conventional":[40],"on-chip":[41,128,148],"SRAM":[42,62,149],"caches.":[43],"Moreover,":[44],"tag":[46,116],"storage":[50],"overheads":[51],"are":[52,145],"excessive.":[53],"Storing":[54,76],"tags":[55,91,122,125,152,170],"for":[56],"a":[57,69,96,109,158],"large":[58,159],"cache":[60,88,111,121,139,164,169],"in":[61,78,136,175],"impractical":[64],"as":[65],"it":[66],"would":[67],"occupy":[68],"significant":[70],"fraction":[71],"processor":[74,94],"chip.":[75],"them":[77],"itself":[81],"incurs":[82,171],"high":[83],"overheads.":[85],"Attempting":[86],"on":[92],"adds":[95],"constant":[97],"delay":[98],"time.":[102],"In":[103],"this":[104],"paper,":[105],"we":[106],"introduce":[107],"FusionCache,":[108],"that":[112],"offers":[113],"more":[114],"efficient":[115],"accesses":[117],"by":[118],"fusing":[119],"with":[123],"Last":[129],"Level":[130],"Cache":[131],"(LLC).":[132],"We":[133],"observe":[134],"that,":[135],"inclusive":[138],"model":[140],"where":[141],"cachelines":[144],"multiples":[146],"cachelines,":[150],"LLC":[151],"could":[153],"re-purposed":[155],"part":[160],"contents.":[165],"Then,":[166],"accessing":[167],"zero":[172],"additional":[173],"common":[177],"case.":[178]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}