{"id":"https://openalex.org/W2798328726","doi":"https://doi.org/10.23919/date.2018.8342073","title":"Approximate quaternary addition with the fast carry chains of FPGAs","display_name":"Approximate quaternary addition with the fast carry chains of FPGAs","publication_year":2018,"publication_date":"2018-03-01","ids":{"openalex":"https://openalex.org/W2798328726","doi":"https://doi.org/10.23919/date.2018.8342073","mag":"2798328726"},"language":"en","primary_location":{"id":"doi:10.23919/date.2018.8342073","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023413626","display_name":"Sina Boroumand","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Sina Boroumand","raw_affiliation_strings":["University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035148616","display_name":"Hadi P. Afshar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hadi P. Afshar","raw_affiliation_strings":["Qualcomm Research, San Diego, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm Research, San Diego, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011244614","display_name":"Philip Brisk","orcid":"https://orcid.org/0000-0003-0083-9781"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Philip Brisk","raw_affiliation_strings":["University of California, Riverside, Riverside, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, USA","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5023413626"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.6438,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.70064689,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.7867140769958496},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6164213418960571},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5847026705741882},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5637704133987427},{"id":"https://openalex.org/keywords/quaternary","display_name":"Quaternary","score":0.5510554313659668},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2892087697982788},{"id":"https://openalex.org/keywords/geology","display_name":"Geology","score":0.11433818936347961},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.09382587671279907}],"concepts":[{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.7867140769958496},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6164213418960571},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5847026705741882},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5637704133987427},{"id":"https://openalex.org/C160464908","wikidata":"https://www.wikidata.org/wiki/Q26185","display_name":"Quaternary","level":2,"score":0.5510554313659668},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2892087697982788},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.11433818936347961},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.09382587671279907},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.23919/date.2018.8342073","is_oa":false,"landing_page_url":"https://doi.org/10.23919/date.2018.8342073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1605020135","https://openalex.org/W1998824039","https://openalex.org/W2018758602","https://openalex.org/W2099198033","https://openalex.org/W2114837206","https://openalex.org/W2120474114","https://openalex.org/W2124651102","https://openalex.org/W2560114385","https://openalex.org/W2562079981","https://openalex.org/W2578985517","https://openalex.org/W6677490153"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2506161443","https://openalex.org/W2504227489","https://openalex.org/W115770146","https://openalex.org/W2492808166","https://openalex.org/W560241451","https://openalex.org/W2374784581","https://openalex.org/W570570694","https://openalex.org/W2355891792","https://openalex.org/W2506413574"],"abstract_inverted_index":{"A":[0],"heuristic":[1],"is":[2],"presented":[3],"to":[4,48],"efficiently":[5],"synthesize":[6],"approximate":[7,22,27,36],"adder":[8,23,29,37,43],"trees":[9,24,38],"on":[10],"Altera":[11],"and":[12],"Xilinx":[13],"FPGAs":[14],"using":[15,25],"their":[16],"carry":[17],"chains.":[18],"The":[19,35],"mapper":[20],"constructs":[21],"an":[26],"quaternary":[28],"as":[30],"the":[31],"fundamental":[32],"building":[33],"block.":[34],"are":[39],"smaller":[40],"than":[41],"exact":[42],"trees,":[44],"allowing":[45],"more":[46],"operators":[47],"fit":[49],"into":[50],"a":[51],"fixed-area":[52],"device,":[53],"trading":[54],"off":[55],"arithmetic":[56],"accuracy":[57],"for":[58],"higher":[59],"throughput.":[60]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}